

Experiment No. 5!- 1600 SE Isbat and implementation of 4 bit penallel binary adder Objectives: OEOXXXXX = 158 Binary addition with half adder and full adder 4 bit parallel order addition and substraction Required components! 1) AND gade 2) OR gade 3) XOR gete 4) LOGIC STATE 5) LOGICPROBE. 6) 79283 4 parallel Checken bit Experimental Schip: : Half adden



Scanned with CamScanner



nycs 0000 0101 1001
talf adder

700			-		4-		-				
n	y x c							2			
10	5/6)·	1	0		0		1	0		
-	ot	C	-1	/	1	e	2	(1		
1	0	1	(0	1	り		Δ		
F	0 1				1		4		0	1	
+	1		0		0		0		1		
1	1		0		1		1		0		
1			1		0		4		0		
	1		1		1		1		1		
4	 		1		•			١,	1		

Full adder

Discussion.

Helf adder add two I bits and we get a sum and a carry out. In Full adders there is a carry in & and a carry carry out and we get the sum of three bits numbers.