Hardware acceleration of video processing

Pieter BERTELOOT

Supervisor: Sammy Verslype

Academic year: 2017-2018

Abstract

¾ van bladzijde

Inhoud

Abs	tract.		1		
1	Introduction				
	1.1	Objective	3		
2	Overlays				
	2.1	Base overlay	4		
	2.2	Rebuilding the base overlay	5		
	2.3	Creating our first IP	7		
3	Video processing1				
	3.1	Video signal			
		3.1.1 Frontend	10		
		3.1.2 VDMA	11		
		3.1.3 HDMI out	11		
		3.1.4 Video pipeline	11		
	3.2	Processing the signal	11		
		3.2.1 Passthrough	Fout! Bladwijzer niet gedefinieerd.		

1 Introduction

1.1 Objective

The objective of this project is to study the use of FPGA hardware resources to accelerate software processes with focus on video processing. All elements are discussed in this report how the final project is realized and can be used as beginner guide for new PYNQ users. All HSL, bit, tcl, python files are on github.

https://github.com/Pieter-Berteloot/PYNQ_Projects

This project makes use of the PYNQ-Z1 board. This board is the hardware platform for the PYNQ open-source framework. This includes ARM A9 CPUs where the following software runes:

- Linux
- Python
- Jupyther notebook
- Hardware libraries and API for the FPGA

These are used to create a user-friendly and customizable video processing system.

Hardware libraries are the programmable logic circuits and are called overlays. These overlays are like software libraries, the programmer can select the overlay that matches their application the best. The advantage of using these overlays is that once an overlay is build, it can be reused in other applications. Overlays are discussed in detail in the next chapter.

2 OVERLAYS

Overlays are programmable and configurable FPGA designs. These overlays are used to accelerate software applications. PYNQ provides a python interface that allows overlays to be controlled in the processing system.

An overlay includes:

Bitstream file

File that contains the programming information for the FPGA.

TCL file

Determines the available IPs

Python API

Handles the configuration and communication with the IPs

The default base overlay is loaded at boot time on the PYNQ board. This overlay can be replaced with other overlays while the system is running. To gain a better understanding about overlays, we will take a closer look at the base overlay.

2.1 Base overlay

The base overlay allows the PYNQ to use the peripherals (video, audo, GPIOs, ...) that are on the board. It connects the IP blocks to the Zynq processing system. These peripherals can then be used from the Python environment. Let's now take a look what's inside this base overlay. To do this, we must rebuild the overlay following these steps:

- First clone/download the board files and overlays from the PYNQ github page: https://github.com/Xilinx/PYNQ.
- Open Vivado Design Suite (for this project Vivado 2016.2 is used) and run the following code in the TCL console:

```
cd <PYNQ repository>/boards/Pynq-Z1/base
vivado -mode batch -source build_base_ip.tcl
vivado -mode batch -source base.tcl
```

 Wait until both scripts have finished (this will take some time). When this is done the base overlay can be found in:

```
<PYNQ repository>/boards/Pynq-Z1/base/base
```

This base overlay will be used as starting point for our project because it already defines all the configurations needed for the processing system interface and the peripherals. An important part in the block design of the overlay is the processing system AXI peripherals. This is a General-Purpose AXI-Lite interface (GP0) that controls and configures IP blocks in the design and runs on a 100MHz clock.

2.2 Rebuilding the base overlay

Every peripheral can be found in the base overlay. The routing of these blocks takes time and hardware so to reduce this, we will only keep the components that are needed for video streaming/processing. Our edited base overlay can be found on the next page.

The following blocks are needed for video streaming:

- AXI interface
- ZYNQ processing system
- System interrupts
- Reset processing system fclk0
- Reset processing system fclk1
- Video

The rest of the IP block have been removed from the block design. To prevent errors, the deleted input and output signals are removed from the top.v file that can be found in the project Manager.

The **Address Editor** is also a very important subject in the IP Integrator. Here we can see the the Offset Address of each IP. This address will later be used for **Memory-mapped I/O** (MMIO). When a new IP, that has AXI-Lite communication, the user has to map the IP to give it an Address.




Figure 2-1




Figure 2-2

2.3 Creating our first IP

Now that we know how to create, edit and communicate with the overlay, we can create our own IP. Let's start with a simple adder. The objective is to make an IP that has 2 integer values as input and 1 integer value as output. The user provides these 2 integers and the IP calculates the sum.

For constructing this IP, Vivado High Level Synthesis (HLS) is used. HLS is used to transform complex algorithms into VHDL code. It accelerates the IP creation transforming C, C++ and System C code to VHDL code.

When creating a new project using the PYNQ-Z1 board, select the xc7z020clg400-1 board part.

Let's analyze the following code:

```
#include <ap_fixed.h>
#include <ap_int.h>

void add_function( int a, int b, int *c) {

#pragma HLS INTERFACE s_axilite port=return bundle=control

#pragma HLS INTERFACE s_axilite port=a bundle=control

#pragma HLS INTERFACE s_axilite port=b bundle=control

#pragma HLS INTERFACE s_axilite port=c bundle=control

#pragma HLS INTERFACE s_axilite port=c bundle=control

*c = a + b;
}
```

First, we start with importing C++ libraries so we can use the Fixed-Point Data Types and Integer Data Types.

Then we have our TOP function. This function is very important because the arguments of the top functions are the interfaces. These will become ports on the RTL design and directives can be specified on these to specify the IO protocol ports. We use the axilite protocol for communication. The pragmas define this protocol.

And at last, the functionality of the IP is programmed. When this is done, C synthesis and RLT export can be performed.

Now we can import the IP in our overlay. To do this, import the IP in the IP catalog (project manager -> IP Catalog) and add the IPs repository. Once this is done, open the block design and add the IP as shown in Figure 2-3. Connect the AXI control input to an open AXI connection on the PS AXI periph.




Figure 2-3

Now we can assign an address to our IP in the **Address Editor**. Figure 2-4 shows how this is done.




Figure 2-4

In my case the **offset address** is 0x43C8_0000. Now let's check what's inside this register. In the HLS-project, open **add_function_control_s_axi.vhd** (solution1 -> syn -> vhdl). Scroll down till you see the Address Information. Tabel 2-1 shows the signals that our important for us.

Tabel 2-1

Address	Name	Function
0x00	Control signals	Controls the ip, bit 0 makes the ip start, bit 1 will be high when it's done,
0x10	Data signal of a	Stores integer a
0x18	Data signal of b	Stores integer b
0x20	Data signal of c	Stores integer c

Now we are ready to generate our BIT- and TCL file. To do this generate the bitstream and run the following code in the Tcl console:

write_bd_tcl top.tcl

Note: generating the BIT-file can take some time.

Once this is done, copy the BIT-and TCL file to the following location:

\\192.168.2.99\xilinx\pynq\overlays\base

And run the code seen in Figure 2-5 in a notebook.

```
In [2]: from pynq import Overlay
        from pynq import MMIO
        from pynq.lib.video import *
        base = Overlay("/home/xilinx/pynq/overlays/base/top.bit")
        base.download()
In [3]: add example = MMIO(0x43C80000,0x10000)
In [4]: add example.write(0x10,3)
        print("Integer a:",add_example.read(0x10))
        add_example.write(0x18,5)
        print("Integer b:",add_example.read(0x18))
        Integer a: 3
        Integer b: 5
In [5]:
        add_example.write(0x00,1)
In [6]: print("Integer c=",add_example.read(0x20))
        Integer c= 8
```

Figure 2-5

Now that we have successfully created and use the overlay, we can use this to create more complex systems. In the next chapter will the focus be on creating the Sobel edge detection filter in a video stream.

3 VIDEO PROCESSING

3.1 Video signal

Before the video can be processed, we will take a closer look on the video signal is transmitted in the base overlay. Here we can divide the video processing in different parts:

- HDMI in
 - Frontend
 - Color_convert
 - Pixel_pack
 - Dvi2RGB decoder
 - Video in to axi4-stream
- VDMA
- HDMI out
 - o Pixel_unpack
 - Color_convert
 - Frontend

3.1.1 Frontend

The HDMI signal is transmitted in a transition minimized differential signal (TDMS). The DVI to RGB video decoder decodes this signal and transforms it to and RGB signal. This IP outputs a 24-bit RGB signal with V synq and H synq signals. The video in to axi4-stream converts this signal to the **Xilinx video protocol**.

Function	Width	Direction	AXI4-Stream Signal Name	Video Specific Name
Video Data	Any number of bytes	Out	m_axis_video_tdata	DATA
Valid	1	Out	m_axis_video_tvalid	VALID
Ready	1	In	m_axis_video_tready	READY
Start Of Frame	1	Out	m_axis_video_tuser	SOF
End Of Line	1	Out	m_axis_video_tlast	EOL

The following signals are important for us:

Video data

Contains the video data which is 24 bit (8 bit for each color).

Start of Frame

Start of frame indicates that the first pixel of a new frame is transmitted.

End of Line

End of Line indicates that the last pixel of a line is transmitted.

More information about this protocol can be found on: https://www.xilinx.com/support/documentation/ip_documentation/axi_videoip/v1_0/ug934_axi_videoIP.pdf

3.1.2 VDMA

The video direct memory access is designed to allow for efficient high-bandwidth access between the AXI4-+stream video interface and the AXI4 interface. This IP reads and writes frames to the memory.

3.1.3 HDMI out

HDMI out is the same as HDMI in but now it transforms the Xilinx video protocol to HDMI signal.

3.1.4 Video pipeline

For more information about the video pipeline and how to use it in the PYNQ notebooks can be found in the hdmi_video_pipeline notebook.

3.2 Processing the signal

The video processing will take place in the HDMI-in package show in Figure 3-1




Figure 3-1

3.2.1 Our first video processing: Screen splitter

Let's start with a simple video processing system. In this project we will create an IP that:

- Splits the screen in 2 parts
 - o First part: Full original image passes
 - Second part: Only the red component passes
- · The split can be defined in real time on what column it will be

All the code can be found on github:

https://github.com/Pieter-Berteloot/PYNQ_Projects/tree/master/Video%20Processing/Split

Implementation:

Let's start making our IP in High Level Synthesis. First, we define some types.

Now we must define what input and output signals are used. Note that the signals are the same as defined in 3.1.1.

```
struct video_stream {
    struct {
        pixel_type p1;
        pixel_type p2;
        pixel_type p3;
    } data;
    ap_uint<1> user;
    ap_uint<1> last;
};
```

After this, we can create the TOP function. For this project we have a video signal input and an integer. The output is also a video stream.

```
void split ip(video stream* in data, video stream* out data, int a) {
```

The program doesn't know what interface these input and output signals have. Pragmas are used to define this. An axis interface is used for the video stream and an axilite interface is used for the integer.

```
#pragma HLS INTERFACE axis port=in_data
#pragma HLS INTERFACE axis port=out_data
#pragma HLS INTERFACE s_axilite port=a
#pragma HLS INTERFACE ap ctrl none port=return
```

The pixels are streamed in sequentially. Every time a new pixel is received, the EOL and SOF signal are put directly to the output. The data line is stored in temp variables.

```
comp_type in1, in2, in3, out1, out2, out3;
out_data->user = in_data->user;
out_data->last = in_data->last;

in1.range() = in_data->data.p1;
in2.range() = in_data->data.p2;
in3.range() = in_data->data.p3;
```


When the data is read, it is checked in which column this pixel is located. The column counter is reset when the end of line signal is high.

```
if(col <= a) {
    out1 = in1;
    out2 = in2;
    out3 = in3;
} else {
    out1 = in1;
    out2 = 0;
    out3 = 0;
}
if(in_data->last)
    col = 0;
```

After this we can assign the out variable to the output stream.


```
out_data->data.p1 = out1.range();
out_data->data.p2 = out2.range();
out_data->data.p3 = out3.range();
```

After synthesizing and exporting, add the IP in the vivado block design like this:



Note: Don't forget to connect the axilite interface to the axi_interconnect IP and map the new IP in the address editor.

Generate the tcl and bit files and import the overlay in PYNQ the same way as in the adder IP. Write a value to 0x10 to define where the split will be. The result should be:



3.2.2 C simulation and test bench

Building the overlays take allot of time. Let's change the code and make a test bench in HLS so it is possible to simulate instead of creating the overlay. The hls_video and hls_opencv library is used to make this simulation possible. The following changes are made:

• Input and output type

For input and output the AXI_STREAM is used. This makes use of HLS::stream. An hls::stream object can be used to store data samples in the same manner as an array. The data in an hls::stream can only be accessed sequentially. In the C code, the hls::stream behaves like a FIFO of infinite depth.

Multiple reads of the same data from an hls::stream are impossible. Once the data has been read from an hls::stream it no longer exists in the stream. This helps remove this coding practice.

Use of hls::mat

hls::mat represent an image in HLS Video Library. It can be seen as a frame for the programmers. In hardware it is implemented the same way as a stream (with FIFO).

Make a sperate split function that can be called in the TOP function

Implement the functionality of 3.2.1 in a function.

The use of AXIvideo2Mat and Mat2AXIvideo

These functions will convert the video input to a mat object and also convert the mat object to the output stream. The system handles all the EOL and SOF signals.

· A test bench and H file is created

In the test bench we will load an image, convert it to an axi stream, send it through our IP and convert the stream back to an image.

As always: all code can be found on github:

https://github.com/Pieter-Berteloot/PYNQ_Projects/tree/master/Video%20Processing/C%20simulation

Let's first look at the split function:

```
void split(
            RGB IMAGE& img in,
            RGB IMAGE& img out,
            int index) {
      RGB PIX pin;
      RGB PIX pout;
L row: for(int row = 0; row < 1080; row++) {
#pragma HLS LOOP TRIPCOUNT min=1 max=1080
      L col: for (int col = 0; col < 1920; col++) {
#pragma HLS LOOP TRIPCOUNT min=1 max=1920
#pragma HLS loop flatten off
#pragma HLS PIPELINE II = 1
           img_in >> pin;
               if(col <= index) {</pre>
                     pout.val[0] = pin.val[0];
                     pout.val[1] = pin.val[1];
                     pout.val[2] = pin.val[2];
               else{
                     pout.val[0] = pin.val[0];
                     pout.val[1] = 0;
                     pout.val[2] = 0;
               }
           img out << pout;
        }
    }
```

The functionality of this function is exactly the same as in 3.2.1. The only difference is that we now use RGB_IMAGE's as input and output. These are hls::mat objects and can be seen as frames. In the function we have 2 loops where we iterate over all the pixels in the frame.

Then we have 2 important pragmas: Loop_flatten and Pipeline. Loop flatting allows nested loops to be collapsed into a single loop with improved latency. Pipeline reduces the initiation interval for a function or loop by allowing the concurrent execution of operations.

More information about pragmas can be found here:

Pipeline: https://www.xilinx.com/html docs/xilinx2018 1/sdsoc doc/oyc1517254361139.html

Loop flatten: https://www.xilinx.com/html_docs/xilinx2018_1/sdsoc_doc/hid1517254361170.html

Once the split function is made, we can easily call it in our top function:

```
// Convert AXI4 Stream data to hls::mat format
hls::AXIvideo2Mat(in_data, img_0);

//call the split function
split(img_0, img_1, a);

//Convert the mat to Axi video stream
hls::Mat2AXIvideo(img_1, out_data);
```

The H file is made so we can include our project into a test bench. The H file is self-explanatory and can be found on github. It is important to define the input and output image here.


```
#define INPUT_IMAGE "test_1080p.bmp"
#define OUTPUT IMAGE "test output 1080p.bmp"
```

Also place the input image in the HLS project directory. The test bench code is:

The opency functions are used to load, convert and save images. If this is all done, run the C simulation and an image should appear in the following directory:

<hls project>\solution1\csim\build

The result:



Notice that the Output is now blue instead of red. This is because the color mode is by default BGR but we use RGB in our hardware examples.