

Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in
Nuclear Physics Experiments

by Bryan Orabutt, Master of Science

A Thesis Submitted in Partial
Fulfillment of the Requirements
for the Degree of
Master of Science
in the field of Electrical Engineering

Advisory Committee:

Dr. George L. Engel, Chair

Dr. Bradley Noble

Dr. Timothy York

Graduate School
Southern Illinois University Edwardsville

August, 2018

© Copyright by Bryan Orabutt August, 2018
All rights reserved

ABSTRACT

DESIGN AND ANALYSIS OF A MULTI-CHANNEL DISCRIMINATOR INTEGRATED CIRCUIT FOR USE IN NUCLEAR PHYSICS EXPERIMENTS

by

BRYAN ORABUTT

Chairperson: Professor George L. Engel

This thesis presents the design and simulation of a multi-channel integrated circuit (IC) that will be used in nuclear physics experiments. The chip is being designed as a companion chip for another IC used in particle identification called PSD8C. The IC described in this thesis is used create precise timing pulses for starting time-to-voltage converters (TVCs) on the PSD8C. These timing pulses are created using a technique called constant fraction discrimination. Each of the sixteen channels in the IC contains a Nowlin circuit, leading edge discriminator, zero cross discriminator, and a one shot circuit to generate the output.

The IC will support input pulse amplitudes between 20 mV and 2V both positive and negative, and input rise times between 3 nsec and 100 nsec. The IC will feature a programmable output pulse width between 50 nsec and 500 nsec. Most importantly the output pulse firing time variation will be independent of the input amplitude and rise time, having a time walk of only 500 psec or less (for input pulse rise time constants of 3 nsec). The IC has been named CFD16C and the design presented is using the AMS-AG 0.35 micron NWELL process.

ACKNOWLEDGEMENTS

I would first like to thank Dr. George Engel for being a continuous source of guidance through all my time working on this project. I would also like to thank Dr. Bradley Noble for encouraging me to investigate challenging problems and for being a source of guidance both in the classroom and out. I would also thank Dr. Timothy York for introducing me to IC design, without him I likely would never have gone to graduate school. I would like to thank Dr. Lee Sobotka and Mr. Jon Elson, department of chemistry, Washington University Saint Louis, for their help during the various stages of this project. My special thanks to all of the faculty and staff of ECE department for their direct and indirect support without which I simply could not have progressed with my work. Additionally, Dr. Gary Mayer of the Computer Science department has helped me expand knowledge beyond the skills learned in the classroom, and I am forever thankful.

I would also like to thank the other graduate students I've been privileged to work with on this project as well. Pohan Wang, Prarthana Jani, Sneha Edula, and Anil Korkmaz and I all worked together to make CFD16C possible and they have helped make this project a pleasure to work on.

I would like to thank my friends Jack White, Jared Charter, Andrew Quirin, Nelly Sanchez, and Shana Mankouski for their support during all of my endeavors in graduate school. Finally I am forever grateful to my family for being a constant source of encouragement. My mother Marsha Orabutt, brother Sean Orabutt, and Vicki Kern, have all been there for me and I know I could not have come this far without them.

TABLE OF CONTENTS

ABSTRACT	ii
ACKNOWLEDGEMENTS	iii
LIST OF FIGURES	vi
LIST OF TABLES	vii
Chapter	
1. INTRODUCTION	1
1.1 Research Background	1
1.2 PSD8C IC	2
1.3 Need for an Integrated Circuit	6
1.4 Sample Applications	6
1.5 Object and Scope of Work	8
2. SYSTEM ARCHITECTURE	9
2.1 System Specifications	9
2.2 Features	10
2.3 System-Level Description	10
2.3.1 Common Channel	11
2.3.2 Signal Channel	12
2.4 Chip Pinout	12
3. ELECTRICAL LEVEL DESIGN	13
3.1 Fabrication Process	13
3.2 Common Channel	13
3.2.1 Configuration registers	14
3.2.2 Power on reset circuit	14
3.2.3 Signal ground generator	15
3.2.4 Bandgap voltage reference	15
3.2.5 PTAT current reference	16
3.2.6 Zero-tempco current reference	17
3.2.7 Lockout DAC	18
3.2.8 Multiplicity output buffer	19
3.3 Signal Channel	19
3.3.1 Programmable Nowlin circuit	20
3.3.2 Leading-edge detector	23

3.3.3	Zero-cross detector	23
3.3.4	Output one-shot with lockout features	23
3.3.5	Final output generation	23
4.	SIMULATION RESULTS	24
4.1	Verification of Circuits in Common Channel	24
4.2	Walk Characteristics of CFD Circuit	24
4.3	Jitter Performance	24
4.4	Verification of One-Shot	24
4.5	Performance Characterization of DAC	24
4.6	Chip-Level Verification	24
5.	SUMMARY, CONCLUSIONS, AND FUTURE WORK	25
5.1	Summary	25
5.2	Conclusions	25
5.3	Future Work	25
	REFERENCES	26

LIST OF FIGURES

Figure		Page
1.1	Block diagram of typical PSD system.	2
1.2	PSD Channel	3
1.3	PSD Sub-channel.	4
1.4	PSD system using board-level CFD electronics	6
2.1	System level overview for one channel of the CFD16C	11
3.1	Register address and mode decoding	15
3.2	Bandgap temperature dependence.	16
3.3	PTAT current reference temperature dependence.	17
3.4	Zero temperature coefficient current generator.	18
3.5	Zero temperature coefficient current temperature dependence.	19
3.6	Multiplicity output buffer.	20
3.7	Nowlin circuit.	21
3.8	Programmable capacitor circuit.	22

LIST OF TABLES

Table		Page
2.1	Register modes and usage	12
3.1	NMOS Parameters	13
3.2	PMOS Parameters	14
3.3	Programmable capacitor values and time constants.	22

CHAPTER 1

INTRODUCTION

This chapter will introduce the reader to the field of radiation monitoring and describe how custom multi-channel integrated circuits is helping to re-shape this field. The IC described in this thesis, called CFD16C (Constant Fraction Discriminator-16 Channels) is the newest addition to the family of ICs which are being developed by the IC Design Research Laboratory at Southern Illinois University Edwardsville (SIUE) in collaboration with researchers from the Nuclear Reactions Group at Washington University (WUSTL).

1.1 Research Background

The Integrated Circuits Design Research Laboratory at SIUE and the Nuclear Reactions Group at WUSTL have been working (since 2001) on a family of multi-channel custom integrated circuits. The group became interested in developing a family of microchips for use in the detection and measurement of ionizing radiation because: (1) the need for high-density signal processing in the low- and intermediate-energy nuclear physics community is widespread, and (2) no commercial chips were identified that were capable of doing what the researchers wanted, and (3) the scientists deemed it necessary for the experimenter to be in the designer's seat. The goal is to develop a tool box of circuits, useful for researchers working with radioactive ion beams, which can be composed in different ways to meet the researchers' evolving needs and desires.

The group's first success was an analog shaped and peak sensing chip with on-board constant-fraction discriminators and sparsified readout. This chip is designed for use with arrays of Si strip detectors of medium scale (with the number of channels ranging from a few hundred to a few thousand) and is known as Heavy-Ion Nuclear Physics16 Channel (HINP16C).

The second chip, christened Pulse Shape Discrimination8 Channel(PSD8C), was

designed to logically complement (in terms of detector types) the HINP16C chip. PSD8C performs pulse shape discrimination (PSD), and thus particle identification, if the time dependence of the light output of the scintillator depends on particle type. Moreover, PSD8C uses almost all the same supporting hardware as the HINP16C chip. Both ICs were fabricated in the ON-Semiconductor (formerly AMI) 0.5 μ m n-well process (C5N), available through MOSIS (see www.mosis.com).

(Talk about the block diagram of typical PSD system.)




Figure 1.1: Block diagram of typical PSD system.

1.2 PSD8C IC

Our PSD8C chip greatly simplifies the pulse-processing electronics needed for large arrays of scintillation detectors. Each channel(see Figure 1.2) possesses 3 sub-channels.

The sub-channels are referred to as A, B, and C. A sub-channel consists of an integrator and a gate generator. External control voltages (D_X , W_X) determine the gate delay and the gate width. The structure of a single PSD8C sub-channel is illustrated in Figure 1.3. Because PSD8C employs (user-controlled) multi-region charge integration, particle identification is incorporated into the basic design. Each channel on the chip also contains a TVC that provides relative time information. The pulse height integrals and the relative time are all stored on capacitors and are either reset, after a user-controlled time, or sequentially read out if acquisition of the event is desired (in a manner similar to that of HINP16C).




Figure 1.2: PSD Channel

Features of the first generation PSD8C (Rev. 1) chip include:

- eight independent channels per IC;





Figure 1.3: PSD Sub-channel.

- on-chip data sparsification;
- each channel automatically resets itself after a user programmable delay time;
- three (3) integration regions each with: (a) independent control of time offset (beginning), (b) width (ending) of the integration window, and (c) a menu of eight (8) charging rates;
- each channel possesses a TVC with two time ranges: 500 ns and 2 ms;
- three triggering modes;
- fast logical OR-gate and an analog multiplicity output to aid in trigger decisions;
- two power modes to facilitate use with fast and slow detectors and to thus allow for a more modest power budget for the latter;
- and CFD circuits are not on-chip so as to provide greater flexibility.

PSD8C is described in detail in [Proctor, 2007] and [Hall, 2007]. PSD8C is 2.25 by 5.7 mm^2 and is packaged in a 14 by 14 mm^2 , 128 lead thin quad flat pack. Power consumption is 65 mW (low-bias mode) and 150 mW (high-bias mode). The cost per channel is 25. A second version (Rev. 2) of PSD8C was submitted for fabrication in May 2010. Rev. 2 attempts to correct several minor problems. First, the TVC circuit could inadvertently be re-started. In Rev. 2, once the rising edge of the common stop signal is detected, the TVC cannot re-start until the channel is reset. Second, undesirable temperature dependence (1 ns/C) in the TVC circuit was identified and traced to the local channel buffer. The buffer was redesigned, and the TVC temperature sensitivity has been greatly reduced (5 psec/C in the 500 nsec mode, 40 psec/C in the 2 msec mode). Third, some TVC crosstalk issues were identified and remedied. Fourth, additional shielding was added to the integrator circuits. Finally, at the system level, the chip-boards (printed-circuit

boards) were redesigned to include on-board ADCs (one for each of the chips analog output pulse trains).

(Still need to talk about enhancements that were made on PSD4)

1.3 Need for an Integrated Circuit

While not including the timing circuits on PSD made it more flexible, those circuits are needed. Currently, a large complex board with many ICs produce the timing signals required by the PSD chip. This thesis describes the design of multi-channel integrated circuit which can generate the timing signals for a pair of PSD chips.




Figure 1.4: PSD system using board-level CFD electronics

1.4 Sample Applications

To focus the readers attention on what would be possible with the PSD chip complemented by the CFD chip described in this thesis, consider a highly granular discrete element

array for neutron detection using the recently developed inorganic [B.S. Budden, 2015] and plastic [N. Zaitseva, 2012] scintillators with PSD. Such a large array would open the n-rich side up to the kind of high-precision work the Washington University group has done on the p-rich side. (The existing work on the neutron-rich side, done at high energy and with detectors such as MONA-LISA [T. Baumanna, 2005], while providing provocative data on such cases as ^{16}Be [A. Spyrou, 2012] and ^{26}O [Kohley Z., 2015], sufferer for poor statistics and, compared to the proton-rich side, poor resolution.) An array to be deployed at low (reaccelerated beam) energies with thousands of optically isolated PSD elements made from the new generation of plastics, would revolutionize the study of multiple n-decay from what are generally high-isospin states. (The problem of detector-to-detector scattering cross-talk can also be improved with discrete pixilated rather than using large bars by corrugating the detectors in the same way as the conventional discrete array DEMON has [I. Tilquin, 1995].

While we are enamored with the above idea, it is premature to propose such an array before the ground-work for scalable timing electronics, as we describe in this thesis, is successfully completed. (In fact the coupling of the scintillator from Eljen to the new blue sensitive SiPMs from SensL is simple compared to the development of the scalable electronics.) To this end however, we plan to develop a circuit board using the PSD and CFD chips to process signals from the new generation of PSD-capable plastic scintillators [N. Zaitseva, 2012].

The CFD chip described herein with its programmable Nowlin circuit will allow the WUSTL Nuclear Reactions Group to work with variety of scintillators (LaBr:Ce to CsI:Tl or ^3Na to standard plastics and, for what might be the most interesting untapped opportunity, the new class of PSD capable plastics [N. Zaitseva, 2012]).

1.5 Object and Scope of Work

The object of this thesis work was to create a multi-channel integrated circuit capable of constant fraction discrimination. This thesis is composed of five chapters. The system level architecture is presented in Chapter 2. Chapter 3 describes the circuit level design of the many sub-circuits that compose the CFD16C. Chapter 4 details the simulated performance of the CFD16C to show that it performs within the intended design specification. Finally Chapter 5 provides a summary, conclusions, and details future work to be done on the CFD16C.

CHAPTER 2

SYSTEM ARCHITECTURE

This chapter will attempt to describe the CFD16C integrated circuit at the system-level. We will start with a detailed list of system requirements and then will describe the high-level architecture of the IC.

2.1 System Specifications

The success of our group over the past 20 years lies in the fact that in the close working relationship that the IC Design Research Laboratory at Southern Illinois University Edwardsville (SIUE) has had with the Nuclear Reactions Group at Washington University in St. Louis(WUSTL) led by Dr. Lee Sobotka. The IC group here at SIUE and the Nuclear Reactions Group at WUSTL, after lengthy discussions, drafted the following specifications for the IC described here in this thesis.

- The IC should support 16 detectors.
- It should support analog pulses of both polarities (relative to analog signal ground).
- It should accommodate analog exponentially shaped pulses with rise time constants ranging from 3 nsec to 100 nsec.
- It exhibit "excellent" walk and jitter characteristics for input pulse amplitudes ranging from 20 mV to 2 V. The adjective "excellent" will be quantified in a later chapter of this thesis.
- Pulse repetition rates up to 1 KHz must be accommodated.
- The discriminator in each of the 16 channels should be of the constant fraction type (CFD). In CFD discriminators an attenuated version of the input is subtracted from

a delayed version of input waveform and the time at which the difference between the two is equal to zero is used to mark the pulse arrival time. This results in output timing signals independent of pulse amplitude.

- Each channel should have a leading-edge threshold.
- While the chip must support signals with rise time constants ranging from 3 nsec to 100 nsec, performance will be optimized for the shorter time constants.
- The output pulse width from a channel should be programmable.
- The IC should operate from a single 3.3 Volt supply.
- Power consumption of the 16 channel IC should not exceed 350 mW *i.e.* 20 mW per channel with 30 mW budgeted for the circuits common to all channels.
- The IC is not to occupy an area greater than roughly 2 mm x 3 mm. The chip should be packaged in a 64-pin plastic package.

2.2 Features

In order to achieve the intended system design specification many of the analog circuitry in the chip is user configurable.

2.3 System-Level Description

The CFD16C is designed in a 0.35 micron CMOS process. The chip is designed to act as a multi-channel constant fraction discriminator with very low jitter and time walk in the output timing pulse. The chip contains sixteen signal channels that are driven by a detector, and a single common channel that contains circuitry used by all of the signal channels. A system level block diagram of a single signal channel can be seen in Figure 2.1.




Figure 2.1: System level overview for one channel of the CFD16C

An analog input pulse will arrive at the input stage of the channel in the form of an exponential voltage pulse with a rise time ≈ 10 times faster than its fall time. This stage contains a Nowlin circuit that creates a differential output and a high pass filtered output from the input pulse. The differential output is used as input to a zero crossing discriminator while the high pass filtered output is used as input to a leading edge discriminator. The outputs of the two discriminator channels are ANDed together to provide input to a one shot that creates the output timing pulse. Additional outputs such as a test point and multiplicity output are generated in a final output stage of the channel.

2.3.1 Common Channel

The common channel contains configuration registers to change the performance of the various analog circuits in the signal channels. There are a total of three configuration registers in the common channel and one on the signal channel. These registers can be individually selected and loaded by using a special address and mode scheme. Each channel is assigned a 4-bit address from 0000 to 1111 and each register is assigned a 3-bit mode. To load any specific register the correct mode and address must be provided. A fourth bit of mode, the MSB, is used to select all registers of a given mode regardless of what address is provided. How this address and mode decoding is accomplished is talked about more in Chapter 3. Table 2.1 shows the modes and usage for each of the registers.

The common channel also contains biasing circuitry for many of the analog circuits

Mode Bits	Register Size	Bits			
0000	8	7: unused	6-4: Test point signal select	3-0: Programmable capacitor bus	
0001	8	7-6: unused	5-3: AGND voltage trim	2-0: oneshot width select	
0010	unused			N/A	
0011	unused			N/A	
0100	unused			N/A	
0101	7	6: unused	5: Lockout enable	4-0: Lockout DAC input	
0110	7	6: Channel enable	5: Leading edge DAC polarity	4-0: Leading edge DAC input	
0111	unused			N/A	
1xxx	sends data to all registers of mode 'xxx' regardless of address				

Table 2.1: Register modes and usage

in the signal channels. Bias currents and reference voltages are generated here and distributed to each of the signal channels. Chapter 3 describes these circuits in more detail.

2.3.2 Signal Channel

2.4 Chip Pinout

CHAPTER 3

ELECTRICAL LEVEL DESIGN

3.1 Fabrication Process

The IC described in this thesis will be fabricated in the AMS-AG 0.35 micron NWELL process. The process supports two poly and 4 metal layers. Double poly capacitors, BJTs, and a high-resistance layer are all available to the designer. NFET device properties are given in Table 3.1 while PFET device properties are available in Table 3.2.

Threshold Voltage	V_{TN}	0.5 V
Transconductance Parameter	K_{PN}	$170 \frac{\mu A}{V^2}$
Bulk Modulation Factor	γ_N	$0.6 V^{\frac{1}{2}}$
Early Voltage per Unit Length	V_{EN}	$21.1 \frac{V}{\mu m}$
Gate Oxide Thickness	t_{ox}	7.6 nm
Gate Oxide Capacitance per Unit Area	C_{ox}	$4.5 \frac{fF}{\mu m^2}$
Threshold Voltage Matching Coefficient	A_{VTN}	$9.4 \text{ mV} \cdot \mu m$
Transconductance Matching Coefficient	A_{KPN}	$0.7 \% \cdot \mu m$

Table 3.1: NMOS Parameters

3.2 Common Channel

The CFD16C is composed of sixteen signal channels and a single larger common channel. As the name implies, the common channel contains configuration and biasing circuitry that is common to all of the signal channels. These include a power on reset circuit, signal ground generator, bandgap reference, and bias current generators.

Threshold Voltage	V_{TP}	-0.7 V
Transconductance Parameter	K_{PP}	$60 \frac{\mu A}{V^2}$
Bulk Modulation Factor	γ_P	$0.4 V^{\frac{1}{2}}$
Early Voltage per Unit Length	V_{EP}	$17.7 \frac{V}{\mu m}$
Gate Oxide Thickness	t_{ox}	7.6 nm
Gate Oxide Capacitance per Unit Area	C_{ox}	$4.5 \frac{fF}{\mu m^2}$
Threshold Voltage Matching Coefficient	A_{VTP}	$14.5 \text{ mV} \cdot \mu m$
Transconductance Matching Coefficient	A_{KPP}	$1.0 \% \cdot \mu m$

Table 3.2: PMOS Parameters

3.2.1 Configuration registers

There are three registers in the common channel as well as one in each of the signal channels. These registers were made using digital standard cells provided in the AMS design kit. The registers are D-registers with an enable input. The enable signal is active when a specified register's address and mode has been selected. A single 8-bit wide bus is used to present address, mode, and data to each of the registers. An 8-bit register in the common channel will register *ADDR* and *MODE* on the rising edge of *STB*, with *ADDR* being in the upper four bits. The 8-bits of data are then registered on the falling edge of *STB*. This decoding topology can be seen in Figure 3.1.

3.2.2 Power on reset circuit

A power on reset circuit is used to start the PTAT bias current generator circuit. The POR circuit was used from the provided analog cells library with the AMS design kit. When power is applied to the CFD16C, the power on reset (POR) circuit generates a single low active reset pulse. This reset pulse is guaranteed to be at least $2 \mu sec$ long. The POR signal pulse is used to start the PTAT current reference. This PTAT current




Figure 3.1: Register address and mode decoding

reference circuit can converge on a $11.5\ \mu\text{A}$ or $0\ \text{A}$ output current when the CFD16C first receives power, but the $0\ \text{A}$ solution is not useful. This long reset pulse guarantees that the PTAT current generator will start correctly and provide an $11.5\ \mu\text{A}$ bias current.

3.2.3 Signal ground generator

In each of the signal channels the analog input circuitry is all referenced to a separate signal ground. This signal ground, called *AGND*, must be at a potential half way between *AVDD* and *AVSS*. An analog ground generator circuit was provided in an analog cell library from AMS. The signal ground generator circuit can be trimmed to a specific voltage using three trim bits. The signal ground generator has a nominal reference voltage of $1.63\ \text{V}$ and can be trimmed by $\pm 250\ \text{mV}$.

3.2.4 Bandgap voltage reference

The bandgap voltage reference used in this design was provided in an analog cells library, and is a known working design. The bandgap voltage reference is used to provide a $1.2\ \text{V}$ reference point that is independent of temperature or power supply noise. The bandgap

voltage is created by generating a PTAT series resistor and a diode-connected parasitic bipolar PNP transistor [Allen, 2012]. The PTAT current has a positive temperature coefficient while the PNP transistor has a negative temperature coefficient creating a nodal voltage with a temperature coefficient of only $-87 \frac{\mu V}{^\circ C}$ as can be seen in Figure 3.2.

This bandgap topology produces an output voltage of $\approx 1.2V$ with near zero temperature independence. The design was pulled from an analog cells library provided by AMS and is a known working and manufactured component.




Figure 3.2: Bandgap temperature dependence.

3.2.5 PTAT current reference

A PTAT current reference was used from the analog cells library provided by AMS. This current reference produces a bias current between $7.3 \mu A$ and $17.8 \mu A$ with a nominal value of $11.5 \mu A$. This bias current is proportional to absolute temperature and is used to bias all of the amplifiers on the chip. A weakly or moderately inverted FET has a transconductance linearly proportional to bias current but inversely proportional to absolute temperature. Thus by using PTAT currents for the moderately inverted FETs in the amplifier designs, the transconductance of the FETs becomes independent of

temperature [Allen, 2012]. Figure 3.3 shows the temperature dependence of the PTAT current reference circuit.




Figure 3.3: PTAT current reference temperature dependence.

3.2.6 Zero-tempco current reference

In order to function correctly, some of the circuitry in the signal channel needs to be biased with a current that has no temperature dependence. This zero temperature coefficient (ZTC) current was generated using an opamp circuit shown in Figure 3.4. In this circuit, the temperature independent bandgap voltage is applied to the inverting terminal of an opamp. The output of the opamp connects to the gate of a PFET whose drain is connected to a zero temperature coefficient 100 k Ω resistor. A feedback connection to the non-inverting terminal of the opamp is made to the drain of the PFET as well.

The ZTC resistor is made from a resistor with positive temperature coefficient (rpoly2), and one that has a negative temperature coefficient (rpolyh). The ratio to achieve temperature independence in this process is ≈ 0.56 rpoly2 to 0.44 rpolyh. Since a 12 μ A ZTC current is desired, a 100 k Ω resistor was made using a 56 k Ω rpoly2 resistor and a 44 k Ω rpolyh resistor. This ZTC current is replicated using 17 current mirrors to provide one

for each channel, as well as one for the lockout DAC in the common channel. The ZTC currents are used to give the DAC circuits an output that doesn't depend on temperature.

Because of this feedback connection, the opamp will drive the gate of the PFET to a voltage that ensures there is no potential difference between the inverting and non-inverting terminals of the opamp. This means the voltage drop across the ZTC resistor has to be equal to the bandgap voltage and so the current through the PFET has to be $12\ \mu\text{A}$. This ZTC current reference produces a current with a temperature dependence of only $2.07\ \frac{\text{nA}}{^\circ\text{C}}$ as seen in Figure 3.5.




Figure 3.4: Zero temperature coefficient current generator.

3.2.7 Lockout DAC

It is desirable to prevent the one-shot circuit in the signal channels from firing for a set amount of time after it has already fired. The length of this lockout time may need to change depending on the nature of the experiment. To do this, a lockout time can be set that is proportional to the voltage at the output of a 6-bit digital to analog converter (DAC).

(Talk about how DAC works)




Figure 3.5: Zero temperature coefficient current temperature dependence.

3.2.8 Multiplicity output buffer

One of the outputs of the CFD16C is an analog voltage that is proportional to the number of channels that have fired. To create this output each of the signal channels outputs a copy of the PTAT current but only when the channel has fired. All of these PTAT currents are summed up using a resistor to create a voltage. However, it is necessary to buffer this output voltage before sending it off chip. For this a source follower output buffer is used to present a high input impedance to the multiplicity currents, but low output impedance of $\frac{1}{g_{mM_2}}$.

The source follower circuit, shown in Figure 3.6, is biased with a 1 mA current using resistor R1. The signal channel multiplicity currents are summed up using R2 creating an output voltage on the source of M3. This output voltage is 1.15 V when no channels have fired, and 2.7 V when all sixteen channels have fired.

3.3 Signal Channel

The CFD16C is made up of sixteen signal channels capable of producing a precise output pulse. Each of the signal channels is identical but contain configurable analog




Figure 3.6: Multiplicity output buffer.

blocks that can be changed on a per channel basis. The signal channel consists of a Nowlin circuit, leading-edge detector circuit, zero-crossing detector circuit, and a one-shot circuit.

3.3.1 Programmable Nowlin circuit

The Nowlin circuit is used at the input stage of each of the signal channels and is shown in Figure 3.7. The Nowlin circuit turns a single ended input pulse into a differential signal for use in the zero crossing discriminator. This is achieved by taking a constant fraction, in this case $\frac{2}{3}$, of the input voltage using a resistor voltage divider (ZC-). The other leg (ZC+) of the differential output is a delayed version of the input pulse. The delay comes from resistor R3 in Figure 3.7 and the programmable capacitor C2. This creates a configurable RC time constant to delay the input signal.

C1 and the series combination of R1 and R2 create a high pass filter whose output is called LE+. The corner frequency of this high pass filter is given by $f_c = \frac{1}{2\pi \cdot (R1+R2) \cdot C2} \approx 100kHz$. This high pass filter output is used as input the the leading edge discriminator. The reason for high pass filtering is to remove any low frequency and DC noise present on the input pin as the actual signal pulse will always be a high frequency exponential pulse.




Figure 3.7: Nowlin circuit.

The programmable capacitor ($C2$) in the Nowlin circuit is created by using switches, in this case transmission gates, to connect individual capacitors in and out of circuit with the Nowlin. Two transmission gates (t-gates) per capacitor are used to accomplish this. The programmable capacitor circuit can be seen in Figure 3.8.

In this configuration when a bit from the programmable capacitor bus is on (ie. 3.3V), the capacitor connects in parallel with $C1$ from Figure 3.8, adding more capacitance to the $ZC+$ node in the Nowlin circuit. If the control signal is off (ie. 0V) then the capacitor is shorted out to *AGND* discharging it and removing capacitance from the $ZC+$ node. In total there are four of these capacitor circuits, one for each bit of the programmable capacitor bus. Each capacitor is binary weighted with the following values: 0.5 pF, 1 pF, 2 pF, and 4 pF. This gives a total in circuit capacitance of 8 pF and a minimum in circuit capacitance of 0.5 pF. Table 3.3 shows the bit order of these capacitor elements. Referencing this table shows that the total capacitance at the $ZC+$ node will be $C_{total} = D \cdot 0.5pF + 0.5pF$ where D is the decimal value of the 4-bit programmable capacitor bus.

The programmable capacitor must be set properly in order to ensure proper operation

of the signal channel. Using Table 3.3 an appropriate time constant must be set. This time constant should be chosen such that it is as close as possible to the rise time constant expected from the exponential input pulses coming into the Nowlin circuit.




Figure 3.8: Programmable capacitor circuit.

P-CAP Bus	Capacitance	Time Constant
0000	0.5 pF	1.5 nsec
0001	1.0 pF	3.0 nsec
0010	1.5 pF	4.5 nsec
0011	2.0 pF	6.0 nsec
0100	2.5 pF	7.5 nsec
0101	3.0 pF	9.0 nsec
0110	3.5 pF	10.5 nsec
0111	4.0 pF	12.0 nsec
1000	4.5 pF	13.5 nsec
1001	5.0 pF	15.0 nsec
1010	5.5 pF	16.5 nsec
1011	6.0 pF	18.0 nsec
1100	6.5 pF	19.5 nsec
1101	7.0 pF	21.0 nsec
1110	7.5 pF	22.5 nsec
1111	8.0 pF	24.0 nsec

Table 3.3: Programmable capacitor values and time constants.

3.3.2 Leading-edge detector

3.3.3 Zero-cross detector

3.3.4 Output one-shot with lockout features

3.3.5 Final output generation

CHAPTER 4

SIMULATION RESULTS

4.1 Verification of Circuits in Common Channel

4.2 Walk Characteristics of CFD Circuit

4.3 Jitter Performance

4.4 Verification of One-Shot

4.5 Performance Characterization of DAC

4.6 Chip-Level Verification

CHAPTER 5

SUMMARY, CONCLUSIONS, AND FUTURE WORK

5.1 Summary

5.2 Conclusions

5.3 Future Work

REFERENCES

- [A. Spyrou, 2012] A. Spyrou, Z. Kohley, T. B. (2012). First observation of ground state dineutron decay: ^{16}Be . *Physical Review Letters*.
- [Allen, 2012] Allen, P. E. (2012). *CMOS analog circuit design*. Oxford University Press, USA, New York Oxford.
- [Baker, 2010] Baker, R. J. (2010). *CMOS: Circuit Design, Layout, and Simulation*. Wiley, Hoboken, New Jersey, 3rd edition.
- [B.S. Budden, 2015] B.S. Budden, L.C.Stonehill, A. (2015). Handheld readout electronics to fully exploit the particle discrimination capabilities of elpasolite scintillators. *Nuclear Instruments and Methods in Physics*.
- [Engel, 2016] Engel, G. (2016). A multi-channel discriminator ic. <http://www.siue.edu/~gengel/ece584WebStuff/CFDchip.pdf>. accessed : 2017-1-10.
- [G. Engel, 2007] G. Engel, M. Sadasivam, M. N. (2007). Multi-channel integrated circuit for use in low and intermediate energy nuclear physics - hinp16c. *Nuclear Instruments and Methods in Physics*.
- [Hall, 2007] Hall, M. J. (2007). Design considerations in systems employing multiple charge integration for the detection of ionizing radiation. Master's thesis, Southern Illinois University Edwardsville.
- [Hastings, 2001] Hastings, A. (2001). *The ART of ANALOG LAYOUT*. Prentice Hall, Upper Saddle River,NJ07458.
- [Helmuth, 2005] Helmuth, S. (2005). *Semiconductor Detector Systems*. Oxford University Press, New York.
- [I. Tilquin, 1995] I. Tilquin, Y. El Masri, M. P. (1995). Detection efficiency of the neutron modular detector demon and related characteristics. *Nuclear Instruments and Methods in Physics*.
- [Kohley Z., 2015] Kohley Z., Baumann T., C. G. (2015). Three-body correlations in the ground-state decay of ^{26}O . *Physical Review C*.
- [N. Zaitseva, 2012] N. Zaitseva, B. L. Rupert, I. P. (2012). Plastic scintillators with efficient neutron/gamma pulse shape discrimination author links open overlay panel. *Nuclear Instruments and Methods in Physics*.
- [Proctor, 2007] Proctor, J. (2007). Design of a multi-channel integrated circuit for use in nuclear physics experiments where particle identification is required. Master's thesis, Southern Illinois University Edwardsville.

- [Rabaey, 2003] Rabaey, J. (2003). *Digital integrated circuits : a design perspective*. Pearson Education, Upper Saddle River, N.J.
- [Razavi, 2001] Razavi, B. (2001). *Design of analog CMOS integrated circuits*. McGraw-Hill, Boston, MA.
- [Sadasivam, 2002] Sadasivam, M. (2002). A multi-channel integrated circuit for use with silicon strip detectors in experiments in low and intermediate physics. Master's thesis, Southern Illinois University Edwardsville.
- [T. Baumann, 2005] T. Baumann, J. Boike, J. B. (2005). Construction of a modular large-area neutron detector for the nscl. *Nuclear Instruments and Methods in Physics*.
- [Tsividis, 2011] Tsividis, Y. (2011). *Operation and modeling of the MOS transistor*. Oxford University Press, New York.
- [Weste, 2006] Weste, N. (2006). *CMOS VLSI design : a circuits and systems perspective*. Pearson Education, Delhi.