Analysis Report

void stencilCompute2D<unsigned char, int=4>(unsigned char*, unsigned char*, unsigned int, unsigned int, unsigned char const *)

Duration	57.345 μs
Grid Size	[62,32,1]
Block Size	[16,16,1]
Registers/Thread	20
Shared Memory/Block	0 B
Shared Memory Requested	96 KiB
Shared Memory Executed	96 KiB
Shared Memory Bank Size	4 B

| [0] GeForce GTX 960	
GPU UUID	GPU-0db32734-f94e-48a7-8b5d-4604317dc554
Compute Capability	5.2
Max. Threads per Block	1024
Max. Shared Memory per Block	48 KiB
Max. Registers per Block	65536
Max. Grid Dimensions	[2147483647, 65535, 65535]
Max. Block Dimensions	[1024, 1024, 64]
Max. Warps per Multiprocessor	64
Max. Blocks per Multiprocessor	32
Single Precision FLOP/s	2.644 TeraFLOP/s
Double Precision FLOP/s	82.624 GigaFLOP/s
Number of Multiprocessors	8
Multiprocessor Clock Rate	1.291 GHz
Concurrent Kernel	true
Max IPC	6
Threads per Warp	32
Global Memory Bandwidth	112.16 GB/s
Global Memory Size	4 GiB
Constant Memory Size	64 KiB
L2 Cache Size	1 MiB
Memcpy Engines	2
PCIe Generation	2
PCIe Link Rate	5 Gbit/s
PCIe Link Width	16

1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "void stencilCompute2D<unsig..." is most likely limited by memory bandwidth. You should first examine the information in the "Memory Bandwidth" section to determine how it is limiting performance.

1.1. Kernel Performance Is Bound By Memory Bandwidth

For device "GeForce GTX 960" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the L2 Cache memory.

2. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the L2 cache.

2.1. Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern.

Optimization: Each entry below points to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

<div align="center">/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/LBPcompute.cuh</div>

Line 62	Global Load L2 Transactions/Access = 3.6, Ideal Transactions/Access = 1 [57164 L2 transactions for 15872 total executions]
Line 62	Global Store L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [31620 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [31620 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [31620 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 3, Ideal Transactions/Access = 1 [46920 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 2, Ideal Transactions/Access = 1 [31620 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 3, Ideal Transactions/Access = 1 [46920 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 3, Ideal Transactions/Access = 1 [46920 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 3, Ideal Transactions/Access = 1 [46920 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 3, Ideal Transactions/Access = 1 [46920 L2 transactions for 15872 total executions]
Line 62	Global Load L2 Transactions/Access = 3, Ideal Transactions/Access = 1 [46920 L2 transactions for 15872 total executions]
Line 64	Global Store L2 Transactions/Access = 1.8, Ideal Transactions/Access = 1 [1144 L2 transactions for 632 total executions]

2.2. GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memory with high bandwidth utilization.
Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.
L2 Cache - Align and block kernel data to maximize L2 cache efficiency.
Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.
Device Memory - Resolve alignment and access pattern issues for global loads and stores.
System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

Transactions	Bandwidth	Utilization	
Shared Memory			
Shared Loads	0	0 B/s	
Shared Stores	0	0 B/s	
Shared Total	0	0 B/s	Idle Low Medium High Max
L2 Cache			
Reads	384283	195.247 GB/s	
Writes	32770	16.65 GB/s	
Total	417053	211.897 GB/s	Idle Low Medium High Max
Unified Cache			
Local Loads	0	0 B/s	
Local Stores	0	0 B/s	
Global Loads	802595	263.194 GB/s	
Global Stores	32764	16.647 GB/s	
Texture Reads	632400	321.311 GB/s	
Unified Total	1467759	601.152 GB/s	Idle Low Medium High Max
Device Memory			
Reads	15887	8.072 GB/s	
Writes	17544	8.914 GB/s	
Total	33431	16.986 GB/s	Idle Low Medium High Max
System Memory			
[PCIe configuration: Gen2 x16, 5 Gbit/s]			
Reads	0	0 B/s	Idle Low Medium High Max
Writes	5	2.54 MB/s	Idle Low Medium High Max

3. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The performance of latency-limited kernels can often be improved by increasing occupancy. Occupancy is a measure of how many warps the kernel has active on the GPU, relative to the maximum number of warps supported by the GPU. Theoretical occupancy provides an upper bound while achieved occupancy indicates the kernel's actual occupancy.

3.1. Occupancy Is Not Limiting Kernel Performance

The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.

Variable	Achieved	Theoretical	Device Limit	Grid Size: [62,32,1] (1984 blocks) Block Size: [16,16,1] (256 thre
Occupancy Per SM				
Active Blocks		8	32	
Active Warps	54.77	64	64	
Active Threads		2048	2048	
Occupancy	85.6%	100%	100%	
Warps				
Threads/Block		256	1024	
Warps/Block		8	32	
Block Limit		8	32	
Registers				
Registers/Thread		20	255	
Registers/Block		6144	65536	
Block Limit		10	32	
Shared Memory				
Shared Memory/Block		0	98304	
Block Limit			32	

3.2. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.

Varying Block Size

64 @ 256

Varying Register Count

64 @ 20

Varying Shared Memory Usage

Shared Memory Per Block (bytes)

4. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized. Compute resources are used most efficiently when all threads in a warp have the same branching and predication behavior. The results below indicate that a significant fraction of the available compute performance is being wasted because branch and predication behavior is differing for threads within a warp.

4.1. Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Each entry below points to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/LBPcompute.cuh

|	
Line 61	Divergence = 4% [632 divergent executions out of 15872 total executions]

4.2. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.
Texture - Load and store instructions for local, global, and texture memory.
Single - Single-precision integer and floating-point arithmetic instructions.
Double - Double-precision floating-point arithmetic instructions.
Special - Special arithmetic instructions such as sin, cos, popc, etc.
Control-Flow - Direct and indirect branches, jumps, and calls.

4.3. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.

4.4. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.