Analysis Report

void computeROIwarpReadOnly<float, int=64, int=7, int=15>(float const *, float*, float const *, float, unsigned int, unsigned int)

Duration	692.077 μs
Grid Size	[759,1,1]
Block Size	[256,1,1]
Registers/Thread	32
Shared Memory/Block	0 B
Shared Memory Requested	96 KiB
Shared Memory Executed	96 KiB
Shared Memory Bank Size	4 B

[0] GeForce GTX 960


[0] det dice dix 700								
GPU-0db32734-f94e-48a7-8b5d-4604317dc554								
5.2								
1024								
48 KiB								
65536								
[2147483647, 65535, 65535]								
[1024, 1024, 64]								
64								
32								
2.644 TeraFLOP/s								
82.624 GigaFLOP/s								
8								
1.291 GHz								
true								
6								
32								
112.16 GB/s								
4 GiB								
64 KiB								
1 MiB								
2								
2								
5 Gbit/s								
16								

1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "void computeROIwarpReadOnly..." is most likely limited by memory bandwidth. You should first examine the information in the "Memory Bandwidth" section to determine how it is limiting performance.

1.1. Kernel Performance Is Bound By Memory Bandwidth

For device "GeForce GTX 960" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Texture memory.



2. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the L2 cache.

2.1. GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memories with high bandwidth utilization.

Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.

L2 Cache - Align and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

Transactions	Bandwidth	Utilization					
Shared Memory							
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Shared Total	О	0 B/s	Idle	Low	Medium	High	Max
L2 Cache	'	'					
Reads	5495571	271.01 GB/s					
Writes	6076	299.634 MB/s					
Total	5501647	271.31 GB/s	Idle	Low	Medium	High	Max
Unified Cache			Tare	LOVV	ricalani	riigii	HUX
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Global Loads	20395200	754.331 GB/s					
Global Stores	6070	299.338 MB/s					
Texture Reads	10197600	502.888 GB/s					
Unified Total	30598870	1,257.518 GB/s	Idle	Low	Medium	High	Max
Device Memory	<u> </u>						
Reads	64055	3.159 GB/s					
Writes	16344	805.993 MB/s					
Total	80399	3.965 GB/s	Idle	Low	Medium	High	Max
System Memory	1	-	, .uic	LO **	Picaratii	riigii	1.101
PCle configuration: Ge	en2 x16, 5 Gbit/s]						
Reads	0	0 B/s	Idle	Low	Medium	High	Max
Writes	5	246.571 kB/s	Idie	LOW	Piedidiii	111911	14101
VVIICCO	,	240.3/1 KD/3	Idle	Low	Medium	High	Max

3. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The performance of latency-limited kernels can often be improved by increasing occupancy. Occupancy is a measure of how many warps the kernel has active on the GPU, relative to the maximum number of warps supported by the GPU. Theoretical occupancy provides an upper bound while achieved occupancy indicates the kernel's actual occupancy.


3.1. Occupancy Is Not Limiting Kernel Performance


The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.

Variable	Achieved	Theoretical	Device Limit	Grid Siz	e: [7	59,1,1]	(759 b	locks) E	Block S	Size: [2	56,1,1	.] (256 th
Occupancy Per SM												
Active Blocks		8	32	0	3	6 9	12	15	18	21 2	1 27	30 32
Active Warps	62.56	64	64	0	7	14	21	28 3	85 -	4 2 4	.9	56 66 4
Active Threads		2048	2048	0	256	512	768	1024	128	30 15	36 1	792 204
Occupancy	97.7%	100%	100%	0%		25%	, 0	50%	/ ₀	7.	5%	10
Warps												
Threads/Block		256	1024	0	128	256	384	512	64	0 76	8 8	396 102
Warps/Block		8	32	0	3	6 9	12	15	18	21 2	1 27	30 32
Block Limit		8	32	0	3	6 9	12	15	18	21 2	1 27	30 32
Registers												
Registers/Thread		32	255	0	32	64	96	128	16	0 19	92 2	224 25
Registers/Block		8192	65536	0		16k		32k		4	3k	64
Block Limit		8	32	0	3	6 9	12	15	18	21 2	1 27	30 32
Shared Memory												
Shared Memory/Block		0	98304	0			32k			64k		96
Block Limit			32									


3.2. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.





Varying Shared Memory Usage



4. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized. Compute resources are used most efficiently when all threads in a warp have the same branching and predication behavior. The results below indicate that a significant fraction of the available compute performance is being wasted because branch and predication behavior is differing for threads within a warp.

4.1. Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Each entry below points to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/SVM/SVMclassification.h

Line 42 Divergence = 100% [6070 divergent executions out of 6070 total executions]

4.2. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.


Texture - Load and store instructions for local, global, and texture memory.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.



4.3. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



4.4. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.

