Analysis Report

void cellHistograms<unsigned char, unsigned char, unsigned int=64, unsigned int=8, unsigned int=8>(unsigned char*, unsigned char*, unsigned int, unsigned int, unsigned int)

|	
Duration	810.116 µs
Grid Size	[11,7,1]
Block Size	[16,16,1]
Registers/Thread	17
Shared Memory/Block	0 B
Shared Memory Requested	96 KiB
Shared Memory Executed	96 KiB
Shared Memory Bank Size	4 B

[0] GeForce GTX 960	
GPU UUID	GPU-0db32734-f94e-48a7-8b5d-4604317dc554
Compute Capability	5.2
Max. Threads per Block	1024
Max. Shared Memory per Block	48 KiB
Max. Registers per Block	65536
Max. Grid Dimensions	[2147483647, 65535, 65535]
Max. Block Dimensions	[1024, 1024, 64]
Max. Warps per Multiprocessor	64
Max. Blocks per Multiprocessor	32
Single Precision FLOP/s	2.644 TeraFLOP/s
Double Precision FLOP/s	82.624 GigaFLOP/s
Number of Multiprocessors	8
Multiprocessor Clock Rate	1.291 GHz
Concurrent Kernel	true
Max IPC	6
Threads per Warp	32
Global Memory Bandwidth	112.16 GB/s
Global Memory Size	4 GiB
Constant Memory Size	64 KiB
L2 Cache Size	1 MiB
Memcpy Engines	2
PCIe Generation	2
PCIe Link Rate	5 Gbit/s
PCIe Link Width	16

1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "void cellHistograms<unsigne..." is most likely limited by instruction and memory latency. You should first examine the information in the "Instruction And Memory Latency" section to determine how it is limiting performance.

1.1. Kernel Performance Is Bound By Instruction And Memory Latency

This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance of "GeForce GTX 960". These utilization levels indicate that the performance of the kernel is most likely limited by the latency of arithmetic or memory operations. Achieved compute throughput and/or memory bandwidth below 60% of peak typically indicates latency issues.

2. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The results below indicate that the GPU does not have enough work because instruction execution is stalling excessively.

2.1. Kernel Profile - PC Sampling

The Kernel Profile - PC Sampling gives the number of samples for each source and assembly line with various stall reasons. Using this information you can pinpoint portions of your kernel that are introducing latencies and the reason for the latency. Samples are taken in round robin order for all active warps at a fixed number of cycles regardless of whether the warp is issuing an instruction or not.

Instruction Issued - Warp was issued

Instruction Fetch - The next assembly instruction has not yet been fetched.

Execution Dependency - An input required by the instruction is not yet available. Execution dependency stalls can potentially be reduced by increasing instruction-level parallelism.

Memory Dependency - A load/store cannot be made because the required resources are not available or are fully utilized, or too many requests of a given type are outstanding. Data request stalls can potentially be reduced by optimizing memory alignment and access patterns.

Texture - The texture sub-system is fully utilized or has too many outstanding requests.

Synchronization - The warp is blocked at a __syncthreads() call.

Constant - A constant load is blocked due to a miss in the constants cache.

Pipe Busy - The compute resource(s) required by the instruction is not yet available.

Memory Throttle - Large number of pending memory operations prevent further forward progress. These can be reduced by combining several memory transactions into one.

Not Selected - Warp was ready to issue, but some other warp issued instead. You may be able to sacrifice occupancy without impacting latency hiding and doing so may help improve cache hit rates.

Other - The warp is blocked for a uncommon reason.

Examine portions of the kernel that have high number of samples to know where the maximum time was spent and observe the latency reasons for those samples to identify optimization opportunities.

| Cuda Functions	Sample Count	% of Kernel Samples
void cellHistograms<unsigned char, unsigned char, unsigned int=64, unsigned int=8, unsigned int=8>(unsigned char*, unsigned char*, unsigned int, unsigned int, unsigned int)	63244	100.0

Source Files :

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h

Sample distribution

memory dependency
98.02 %

constant
0.04 %

memory throttle
0.11 %

other
0.13 %

not selected
0.01 %

instruction fetch
0.09 %

texture
0.31 %

instruction issued
0.10 %

execution dependency
1.20 %

■	execution dependency 1.20 %
■	instruction issued 0.10 %
■	texture 0.31 %
■	instruction fetch 0.09 %
■	not selected 0.01 %
■	other 0.13 %
■	memory throttle 0.11 %
■	constant 0.04 %
■	memory dependency 98.02 %

2.2. Occupancy Is Not Limiting Kernel Performance

The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.

| Variable	Achieved	Theoretical	Device Limit	Grid Size: [11,7,1] (77 blocks) Block Size: [16,16,1] (256 threads
Occupancy Per SM				
Active Blocks		8	32	
Active Warps	61.54	64	64	
Active Threads		2048	2048	
Occupancy	96.2%	100%	100%	
Warps				
Threads/Block		256	1024	
Warps/Block		8	32	
Block Limit		8	32	
Registers				
Registers/Thread		17	255	
Registers/Block		6144	65536	
Block Limit		10	32	
Shared Memory				
Shared Memory/Block		0	98304	
Block Limit			32	

2.3. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.

Varying Block Size

64 @ 256

(Y-axis: Warps Per SM, X-axis: Threads Per Block)

Varying Register Count

64 @ 17

Registers Per Thread

Varying Shared Memory Usage

64 @ 0k

Shared Memory Per Block (bytes)

3. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized. Compute resources are used most efficiently when all threads in a warp have the same branching and predication behavior. The results below indicate that a significant fraction of the available compute performance is being wasted because branch and predication behavior is differing for threads within a warp.

3.1. Kernel Profile - Instruction Execution

The Kernel Profile - Instruction Execution shows the execution count, inactive threads, and predicated threads for each source and assembly line of the kernel. Using this information you can pinpoint portions of your kernel that are making inefficient use of compute resource due to divergence and predication.

Examine portions of the kernel that have high execution counts and inactive or predicated threads to identify optimization opportunities.

Cuda Fuctions :

void cellHistograms<unsigned char, unsigned char, unsigned int=64, unsigned int=8, unsigned int=8>(unsigned char*, unsigned ch

Maximum instruction execution count in assembly: 2420
Average instruction execution count in assembly: 2115
Instructions executed for the kernel: 418814
Thread instructions executed for the kernel: 12507088
Non-predicated thread instructions executed for the kernel: 12471008
Warp non-predicated execution efficiency of the kernel: 93.1%
Warp execution efficiency of the kernel: 93.3%

Source files :

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h

3.2. Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Each entry below points to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h	
Line 22	Divergence = 8.9% [55 divergent executions out of 616 total executions]

3.3. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.
Load/Store - Load and store instructions for shared and constant memory.
Texture - Load and store instructions for local, global, and texture memory.
Single - Single-precision integer and floating-point arithmetic instructions.
Double - Double-precision floating-point arithmetic instructions.
Special - Special arithmetic instructions such as sin, cos, popc, etc.
Control-Flow - Direct and indirect branches, jumps, and calls.

3.4. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.

3.5. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.

4. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the device memory.

4.1. Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern.

Optimization: Each entry below points to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h

Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total

	executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total

	executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Store L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 7.5, Ideal Transactions/Access = 1 [18040 L2 transactions for 2420 total executions]
Line 30	Global Load L2 Transactions/Access = 29.8, Ideal Transactions/Access = 1 [72160 L2 transactions for 2420 total executions]

4.2. Memory Bandwidth And Utilization

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory.

Transactions	Bandwidth	Utilization	
Shared Memory			
Shared Loads	0	0 B/s	
Shared Stores	0	0 B/s	
Shared Total	0	0 B/s	Idle ... Low ... Medium ... High ... Max
L2 Cache			
Reads	1443239	57.009 GB/s	
Writes	1154566	45.606 GB/s	
Total	2597805	102.615 GB/s	Idle ... Low ... Medium ... High ... Max
Unified Cache			
Local Loads	0	0 B/s	
Local Stores	0	0 B/s	
Global Loads	1443200	57.007 GB/s	
Global Stores	1154560	45.606 GB/s	
Texture Reads	295680	11.68 GB/s	
Unified Total	2893440	114.292 GB/s	Idle ... Low ... Medium ... High ... Max
Device Memory			
Reads	622657	24.595 GB/s	
Writes	873408	34.5 GB/s	
Total	1496065	59.095 GB/s	Idle ... Low ... Medium ... High ... Max
System Memory			
[PCIe configuration: Gen2 x16, 5 Gbit/s]			
Reads	0	0 B/s	Idle ... Low ... Medium ... High ... Max
Writes	5	197.502 kB/s	Idle ... Low ... Medium ... High ... Max