Analysis Report

void cellHistogramsNaive<unsigned char, unsigned char, int=64, int=8, int=8>(unsigned char*, unsigned char*, int, int, int)

Duration	134.826 μs
Grid Size	[8,4,1]
Block Size	[16,16,1]
Registers/Thread	17
Shared Memory/Block	0 B
Shared Memory Requested	96 KiB
Shared Memory Executed	96 KiB
Shared Memory Bank Size	4 B

[0] GeForce GTX 960


GPU UUID	GPU-0db32734-f94e-48a7-8b5d-4604317dc554
Compute Capability	5.2
Max. Threads per Block	1024
Max. Shared Memory per Block	48 KiB
Max. Registers per Block	65536
Max. Grid Dimensions	[2147483647, 65535, 65535]
Max. Block Dimensions	[1024, 1024, 64]
Max. Warps per Multiprocessor	64
Max. Blocks per Multiprocessor	32
Single Precision FLOP/s	2.644 TeraFLOP/s
Double Precision FLOP/s	82.624 GigaFLOP/s
Number of Multiprocessors	8
Multiprocessor Clock Rate	1.291 GHz
Concurrent Kernel	true
Max IPC	6
Threads per Warp	32
Global Memory Bandwidth	112.16 GB/s
Global Memory Size	4 GiB
Constant Memory Size	64 KiB
L2 Cache Size	1 MiB
Memcpy Engines	2
PCIe Generation	2
PCIe Link Rate	5 Gbit/s
PCIe Link Width	16

1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "void cellHistogramsNaive<un..." is most likely limited by memory bandwidth. You should first examine the information in the "Memory Bandwidth" section to determine how it is limiting performance.

1.1. Kernel Performance Is Bound By Memory Bandwidth

For device "GeForce GTX 960" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the L2 Cache memory.



2. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the L2 cache.

2.1. Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern.

Optimization: Each entry below points to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h

Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]

/home/adas/cuda-workspace/Cuda Vision Sys Deploy/Release/../src/init/../device/LBP Hist/cell Histograms.h.

	/nome/adas/cuda-workspace/CudavisionsysDeploy/Release//src/imiv/device/LBPHist/ceiiHistograms.n
	executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Store L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h

	<u>, </u>
	executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 7.8, Ideal Transactions/Access = 1 [7936 L2 transactions for 1024 total executions]
Line 48	Global Load L2 Transactions/Access = 31, Ideal Transactions/Access = 1 [31744 L2 transactions for 1024 total executions]

2.2. GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memory with high bandwidth utilization.

Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.

L2 Cache - Align and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

Transactions	Bandwidth	Utilization					
Shared Memory							
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Shared Total	0	0 B/s	Idle	Low	Medium	High	Max
L2 Cache			1010	=011	110010111		11071
Reads	634919	150.694 GB/s					
Writes	507910	120.549 GB/s					
Total	1142829	271.242 GB/s	Idle	Low	Medium	High	Max
Unified Cache							
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Global Loads	634880	150.684 GB/s					
Global Stores	507904	120.547 GB/s					
Texture Reads	131072	31.109 GB/s					
Unified Total	1273856	302.341 GB/s	Idle	Low	Medium	High	Max
Device Memory							
Reads	30865	7.326 GB/s					
Writes	96283	22.852 GB/s					
Total	127148	30.178 GB/s	Idle	Low	Medium	High	Max
System Memory							
[PCIe configuration: Gen2 x16	6, 5 Gbit/s]						
Reads	0	0 B/s	Idle	Low	Medium	High	Max
Writes	5	1.187 MB/s	Idle	Low	Medium	High	Max

3. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The results below indicate that the GPU does not have enough work because the kernel does not execute enough blocks.

3.1. Grid Size Too Small To Hide Compute And Memory Latency

The kernel does not execute enough blocks to hide memory and operation latency. Typically the kernel grid size must be large enough to fill the GPU with multiple "waves" of blocks. Based on theoretical occupancy, device "GeForce GTX 960" can simultaneously execute 8 blocks on each of the 8 SMs, so the kernel may need to execute a multiple of 64 blocks to hide the compute and memory latency. If the kernel is executing concurrently with other kernels then fewer blocks will be required because the kernel is sharing the SMs with those kernels.

Optimization: Increase the number of blocks executed by the kernel.


3.2. Occupancy Is Not Limiting Kernel Performance


The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.

				1										
Variable	Achieved	Theoretical	Device Limit	Grid Siz	e: [8	,4,1]	(32	blocks	s) Bloc	k Si	ze: [1	6,16,1] (25	6 threads)
Occupancy Per SM														
Active Blocks		8	32	0	3	6	9	12	15	18	21	24	27	30 32
Active Warps	31.73	64	64	0	7	14	2	1 2	28	35	42	49	56	664
Active Threads		2048	2048	0	256	51	.2	768	102	4]	L280	1536	179	2 2048
Occupancy	49.6%	100%	100%	0%		25	5%		50	%		75%		100%
Warps														
Threads/Block		256	1024	0	128	25	6	384	512	2	640	768	89	6 1024
Warps/Block		8	32	0	3	6	9	12	15	18	21	24	27	30 32
Block Limit		8	32	0	3	6	9	12	15	18	21	24	27	30 32
Registers														
Registers/Thread		17	255	0	32	64	4	96	128	3	160	192	22	4 255
Registers/Block		6144	65536	0		16	6k		32	k		48k		64k
Block Limit		10	32	0	3	6	9	12	15	18	21	24	27	30 32
Shared Memory														
Shared Memory/Block		0	98304	0			3	32k			641	<		96k
Block Limit			32											


3.3. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.





Varying Shared Memory Usage



4. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized. Compute resources are used most efficiently when all threads in a warp have the same branching and predication behavior. The results below indicate that a significant fraction of the available compute performance is being wasted because branch and predication behavior is differing for threads within a warp.

4.1. Kernel Profile - Instruction Execution

The Kernel Profile - Instruction Execution shows the execution count, inactive threads, and predicated threads for each source and assembly line of the kernel. Using this information you can pinpoint portions of your kernel that are making inefficient use of compute resource due to divergence and predication.

Examine portions of the kernel that have high execution counts and inactive or predicated threads to identify optimization opportunities.

Cuda Fuctions:

void cellHistogramsNaive<unsigned char, unsigned char, int=64, int=8, int=8>(unsigned char*, unsigned char*, int, int, int)

Maximum instruction execution count in assembly: 1024

Average instruction execution count in assembly: 889

Instructions executed for the kernel: 138752

Thread instructions executed for the kernel: 4304896

Non-predicated thread instructions executed for the kernel: 4289024

Warp non-predicated execution efficiency of the kernel: 96.6%

Warp execution efficiency of the kernel: 97.0%

Source files

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h

4.2. Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Each entry below points to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

/home/adas/cuda-workspace/CudaVisionSysDeploy/Release/../src/init/../device/LBPHist/cellHistograms.h

Line 40 Divergence = 12.5% [32 divergent executions out of 256 total executions]

4.3. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.


Texture - Load and store instructions for local, global, and texture memory.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.



4.4. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



4.5. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.

