DEPARTMENT OF ENGINEERING SCIENCE SIMON FRASAER UNIVERSITY

ENSC 350 - DIGITAL SYSTEM DESIGN Spring 2017

LAB 6: SYSTEM BUS AND CUSTOM INSTRUCTIONS

WORKING WEEK: MAR 27-31, 2017 MARKING WEEK: APR 3-7, 2017

OVERVIEW

In this lab, you will gain experience in implementing a master for a simple bus interface and a set of bit manipulation instructions for a processor that implements the RISCV instruction set [1]. The processor will run a provided application that compares the performance of software implementations of different bit manipulation functions to your hardware implementation. The outputs of the tests will be written to a UART block that is connected to an Avalon bus as shown in Figure 1.




FIGURE 1 System Diagram. Dotted line indicates FPGA boundary

BACKGROUND

There are many different ways of increasing the performance of a processor design. Most processor designs use pipelining to split the processor into different functional stages to improve clock frequency. A pipelined processor can have multiple instructions in-flight, but only one in each pipeline stage. Another approach, that is compatible with pipelining, is to have multiple execution units. A design with multiple execution units can execute more instructions in parallel and can better handle instructions with different latencies as each unit can be designed to the specifications for the instructions it processes. A simple example of which is shown in Figure 2. In this design, the processor has a single fetch unit decoupled from the issue and execute logic by a FIFO, and multiple execution units.



FIGURE 2 Processor Pipeline

The particular processor you will be working with has six different execution units: an Arithmetic Logic Unit (ALU), branch unit (Br), Control Status Registers unit (CSR), Multiply Unit (Mul), Divide Unit (Div) and Load Store unit (LS). In this lab you will be implementing a new bit operations unit as shown in Figure 3.




FIGURE 3 Latency details for execution units. The upper number indicates the latency to obtain the result of an instruction for each unit. The lower number indicates the sustained throughput rate in cycles. For the ALU, this means the ALU can complete one instruction per cycle with a one cycle latency. For the CSR unit, this means it can complete an instruction every other cycle and can't start another instruction until the first one completes. For the DIV unit, latency is variable. A divide is typically 5 or more cycles and only one division operation can be in progress at once (although operations can be buffered in an input FIFO). In some cases, a divide will only take three cycles (happens when a subsequent DIV/REM instruction reuses the same operands as the immediately preceeding instruction.

As the processor supports arbitrary latencies and throughputs for its units, when you design your bit operations unit it will be up to you to decide its performance characteristics.

AVALON BUS

The Avalon bus [2], is a bus standard designed by Altera for their FPGAs. Compared to other bus standards, such as ARM's AXI bus or IBM's PLB, the avalon bus is quite straightforward in operation. For this lab you will need to read the documentation referenced here in order to understand how the bus signals operate.

BIT MANIPULATION INSTRUCTIONS

The three bit maniputlation isntructions you will be implementing in this lab are: Count Leading Zeros (CLZ), Population Count (POPC) and byte swapping (BSWAP). All three of these instructions are common in implementations of commercial processors as their behaviours occur frequently in some types of code and they can be performed much more efficiently in hardware than software.

CLZ, and POPC both require iterating over bit indexes in software, in basic implementations ¹, and thus can be quite slow. Both of these instructions can be implemented in a single cycle in hardware without difficulty. Byte swapping doesn't take many instructions to perform in software, but is a very common operation when interacting with different hardware (for example ethernet devices).

COUNT LEADING ZEROS (CLZ)

Count Leading Zeros counts the number of zero bits starting from the most significant bit (31) until a bit that is set to one is found. If no bits are set to one, the result is 32. The software implementation of this operation used in this lab is provided in Figure 4.

FIGURE 4 CLZ C code

```
u32 count_leading_zeros(u32 number) {
    for (int i = 31; i >=0; i---) {
        if (number >> i) return 31-i;
    }
    return 32;
}
```

¹A good collection of more optimized software bit manipulation techniques: https://graphics.stanford.edu/ seander/bithacks.html

POPULATION COUNT (POPC)

Population count returns the number of bits that are set to one in the word. If no bits are set, the result would be zero, and if all the bits are set the result would be 32. The software implementation of this operation used in this lab is provided in Figure 5.

FIGURE 5 POPC C code

```
u32 popc (u32 number) {
    u32 result = 0;
    for (u32 i = 0; i < 32; i++) {
        result += (number & 0x1);
        number = number >> 1;
    }
    return result;
}
```

SWAP BYTES (BSWAP)

Byte swapping converts a word from big-endian to little-endian or vice versa. The software implementation of this operation used in this lab is provided in Figure 6.

FIGURE 6 BSWAP C code

```
u32 byte_swap (u32 number) {
    u32 result;

    result = 0x000000FF & (number >> 24);
    result |= 0x0000FF00 & (number >> 8);
    result |= 0x00FF0000 & (number << 8);
    result |= 0xFF000000 & (number << 24);

    return result;
}</pre>
```

TASK 1: GETTING STARTED

1.1 PROVIDED FILES

Files for this project are split into two directories sw and hw. The hw directory has all the files needed to build the processor and stubs for your Avalon bus imple-

mentation and bit operations unit implementation. The sw directory contains the C code the processor will run along with the disassembled binary (so you can see the assembly instructions) and two RAM initialization files for the processor's instruction RAM debug.raminit and demo.raminit. The debug version has additional printf calls to help you verify the output of your bit operations.

1.2 BUILD THE SYSTEM

Your first task will be to put the system together and find the maximum operating frequency. Make sure to add all the files in the base hw directory including the .sdc file and, additionally, the .qip file in the auto_gen directory. Next you will need to modify the line:

```
localparam RAM_FILE = "";
```

in lab6.sv to point to the absolute path to the demo.raminit in the sw directory. After you have done that, modify the CLOCK_50 listing in the .sdc file and change the period to 10ns. Rebuild the system and write down the maximum operating frequency and what the critical path is in the design. You will use this information later to determine if your bus implementation and bit operations unit have impacted the critical path of the processor. Once you have recorded this information, change the period back to 20ns and start Task 2.

TASK 2: IMPLEMENT THE AVALON BUS (3 MARKS TOTAL)

In this task, you will be implementing an Avalon bus master (avalon_master.vhd) that integrates into the processor's load store unit. A block diagram showing the connectivity between the bus master, load store unit and Avalon bus is shown in Figure 7. You will need to refer to the official documentation for the Avalon bus [2] to understand how the bus signals behave.




FIGURE 7 Connectivity of the Avalon Master

2.0.1 LOAD STORE UNIT SIGNAL DETAILS

The Load Store unit uses simple handshaking signals to send requests to the Avalon master and to transfer data. Details of how the signals behave is provided below:

new_request is asserted when the Load Store unit has determined that a request is to be sent to the bus AND ready is high.

ready Should be high when you can handle a new request on the next cycle
addr_in is valid when new_request is one. (Should be sampled with new_request)
data_in is valid when new_request is one. (Should be sampled with new_request)
rnw Read not write signal, is valid when new_request is one. (Should be sampled with new_request)

be Byte enable signal, is valid when new_request is one. (Should be sampled with

new request)

data_valid Should be one when your data out is currently valid and has not been acknowledged yet by the Load Store unit.

data_out Your data output.

data_ack Will be asserted in response to data_valid. May occur on the same cycle that data_valid goes high or some time later.

2.1 BLOCK DIAGRAM (1 MARK) **INDIVIDUAL**

Before you implement your master interface you will need to draw a block diagram of the logic. You may use high level constructs such as registers with enables, comparitors etc. All wires in the diagram should be labelled and their bit widths indicated. This should be done individually and will be collected at the beginning of your demo. (Hand drawn is perfectly acceptable).

2.2 IMPLEMENTATION (2 MARKS)

Once you have completed your block diagram, translate your design to VHDL, (there should be a one-to-one mapping from your diagram to the HDL). To test your design, download it to the board, then open the UART terminal:

C:\altera\15.0\quartus\bin64\nios2—terminal

and hold KEY0 to take the system out of reset. Note that the UART terminal can not be open when programming the board. If you have implemented the circuit properly you will see the example output shown at the end of this document. If not, you may want to try using SignalTap and add all this signals shown in Figure 7.

TASK 3: IMPLEMENT THE BITOP INSTRUCTIONS (6 MARKS TOTAL)

With the bus interface implemented you are now ready to implement the bit manipulation instructions. All your changes will be contained within the bitops_unit.vhd file, a block diagram representation of which is shown in Figure 8. All other changes

needed to support the new instructions (to the decoder, writeback support etc.) have already been made for you. As a hint, it should be fully possible to implement all bitop operations in a single cycle.




FIGURE 8 Bitop Unit Connectivity

3.0.1 BITOP UNIT SIGNAL DETAILS

Like the Avalon bus master, the Bitop unit uses handshaking between the decode/issue logic and the writeback logic.

new_request_dec is asserted when the decode/issue logic has determined that a request is to be sent to the bus AND ready is high.

new_request is a one cycle delayed version of new_request_dec.

ready Should be high when you can handle a new request on the next cycle

fn3_dec is valid when new_request_dec is one (only valid while new_request_dec is asserted).

fn3 The sub-operation for the unit. Is valid when new_request is one and is held constant until the next assertion of new_request.

rs1 the input data (32 bits). Is valid when new_request is one and is held constant until the next assertion of new_request.

early_done Should be asserted one cycle before your output is ready (does not matter if delayed, but will limit your throughput). Remains asserted until accepted is asserted.

rd Your data output.

accepted Asserted by the writeback logic at least one cycle after early_done being asserted. Your data output is sampled on the cycle in which accepted is asserted.

3.0.2 FN3 DETAILS

"000" CLZ

"001" POPC

"010" SWAPB

others SQRT

3.1 TIMING DIAGRAM (1 MARK) **INDIVIDUAL**

Before you implement your design you should take the time to make sure you fully understand the relationship between all the control signals. As such, you are required to create a timing diagram showing at least three different instructions being issued to the bitop unit and being completed, each with different timing characteristics. (i.e. different delays for the new request and accepted signals). This should be done individually and will be collected at the beginning of your demo. (Hand drawn is perfectly acceptable).

3.2 IMPLEMENTATION (4 MARKS)

With a solid understanding of all the control signals, begin your implementation in bitops_unit.vhd. Some suggestions on how to get started: start by simply confirming that you have implemented the control signals correctly by tying rd to a constant value and confirming that that the hw versions of the functions complete. You may find the debug.raminit file helpful in verifying the output of your unit as it prints out the result for each computation. The demo.raminit should be used to check that your design is generating the same results as software and to see the speedup obtained. The software test does not exhaustively test all behaviours of the control signals or all possible inputs. As such, you should be able to explain in your demo why you think your design is fully correct.

3.3 TIMING REPORT (1 MARK)

Once you have completed your bitop implementation (or gotten as far as you have been able to). Repeat the steps from Task1 and find the maximum operating frequency of the system. Record what the value is and what the current critical path is. Present this information during your demo along with the data you collected from Task1.

TASK 4: CHALLENGE TASK (1 MARK)

If you're still looking for a further challenge you can consider implementing an integer square root instruction for your bitop unit. Unlike the bitop instructions, a square root operation cannot be completed in a single cycle. As such, in addition to creating the logic for the square root operation you will need to modify the handshaking logic too.

SQUARE ROOT (SQRT)

Figure 9 contains the C code used in this lab for the integer square root. It uses Newton's method and the CLZ function. This example would not translate well to hardware due to the use of the divide operation. You will likely want to find an algorithm that uses neither division or multiplication.

FIGURE 9 SQRT example C code

```
u32 square_root (u32 number) {
  u32 guess;
  u32 n_over_quess;

if (number > 1) {
    guess = 1 << (16 - count_leading_zeros(number - 1)/2);
    do {
        n_over_quess = number/guess;
        guess = (guess + n_over_quess) / 2;
    } while (n_over_quess < guess);
    return guess;
}
else {
    return number;
}</pre>
```

REFERENCES

- [1] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, "The risc-v instruction set manual, volume i: User-level isa, version 2.1," EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2016-118, May 2016. [Online]. Available: http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-118.html
- [2] Altera Corporation, Avalon Interface Specifications, 2015. [Online]. Available: https://www.altera.com/ content/dam/altera-www/global/ en_US/pdfs/literature/manual/mnl_ avalon_spec.pdf

REFERENCE OUTPUT

```
Software Only test, input :0
Hardware Only test, input :1
Software and hardware test, input :2
Please input choice for Count Leading Zeros test:
Response was 2:
Starting Count Leading Zeros sw test...
Begin time: 84663317
End time: 135720912
User time: 51057595
Test time in microsecond: 1021151
result: 8444619
Begin inst: 36284482
End inst: 79938694
User inst: 43654212
Starting Count Leading Zeros hw test...
Begin time: 140973759
End time: 147143104
User time: 6169345
Test time in microsecond: 123386
result: 8444619
Begin inst: 82193662
End inst: 88363011
User inst: 6169349
Please input choice for Population Count test:
Response was 2:
Starting population count sw test...
Begin time: 272355711
End time: 484585477
User time: 212229766
Test time in microsecond: 4244595
result: 15945120
Begin inst: 142029343
End inst: 346855745
User inst: 204826402
Starting population count hw test...
Begin time: 488821411
End time: 494990756
User time: 6169345
Test time in microsecond: 123386
result: 15945120
Begin inst: 348675302
End inst: 354844651
User inst: 6169349
```

Please input choice for Swap Bytes test: Response was 2: Starting swap bytes sw test... Begin time: 591590706 End time: 606396816 User time: 14806110 Test time in microsecond: 296122 result: 1160025042 Begin inst: 396248585 End inst: 411054698 User inst: 14806113 Starting swap bytes hw test... Begin time: 612845042 End time: 619014387 User time: 6169345 Test time in microsecond: 123386 result: 1160025042 Begin inst: 413822308 End inst: 419991657 User inst: 6169349 Please input choice for square root test: Response was 2: Starting square root sw test... Begin time: 703400698 End time: 840799411 User time: 137398713 Test time in microsecond: 2747974 result: -1572468426 Begin inst: 456161272 End inst: 535089800 User inst: 78928528 Starting square root sw with hw clz test... Begin time: 844740477 End time: 924914402 User time: 80173925 Test time in microsecond: 1603478 result: -1572468426 Begin inst: 536782966 End inst: 565890182 User inst: 29107216 Starting square root hw test... Begin time: 930968168 End time: 956120806 User time: 25152638 Test time in microsecond: 503052 result: -1572468426Begin inst: 568488769 End inst: 574658113 User inst: 6169344