BRYSON FIBANDA OMULUBI SCT212-0075 12020 Lab 5 COMPUTER TECHNOLOGY 4-2 (a) Miss Analysis: X: 1000x4 = 4000 = 4000/32 Lutes =125 blocks T: 1000x4 = 4000 = 125 blocks Compulsory misses = 125+125 Capacity Misses: 16x32 = 512 blocks No capacity miss. Conflict Misses = = 0x4000/32 = 0x200 0x8000/32 = 0x400 Cache: 512 blocks Mapping: 0x200 to 0 (0x200 ? 512=0) 0x400 to 0 (0x400 ? 512=0) =1000/8 = 125 conflict misses Total Misses: = 250+125 = 375 misses

(b) Software solution to reduce number of data cause misses: Solution: Set-Associative Cache · Cache Organization: 16 cache size 32 bytes block size 2-way set associativity Number of sets: 16 kb/(32 x2) = 256 sets - Miss Analysis =250 · Misses with 2-way set associatively: = 250 (E) Data cache miss rate: = 1000 x2 +1 = 3000 Miss Rate (Direct mapped) = 375/3000 = 0-125 = 12.52 Miss Rote (2-way set associative) = 250/3000 = 8.332