BRYSON FIBANDA OMULUBI SCT212-0075/2020 LJ4 COMPUTER TECHNOLOGT 4-2

Eleptog size for the cache:

Cache size: 25 Ex 1024 bytes = 262144 bytes

Block size: 64 bytes

Number of Blocks: 262144 bytes 164 bytes = 4096 blocks
Index Bits: log 2 (4096) = 12 bits

Block Offset Bits: 1092 (64) = 6 bits

Address size: 32 bits

Tag size = 32-12-6

= 14 bits .

(b) Speedup Calculation.

With Misses:

with All Hits:

Speedup:

CPI with misses

CPI with all hits

=1-25

1.0

=1.25

@ Calculations:

Miss Rate: 5% of 10 accesses = 5 x 10 misses per second

White misses: 20% are water = 0-20 x 5×107

Read misses: 802 are reads = 0.80×5×107 = 4×107

Memory Traffic from Rends: 4×10 ×2 = 3×10

Write backs will be proportional to the number of misses and the percentage of modified blocks.

Total Hemory traffic = Read traffic + Write Traffic (Including underbacks)

(B) Write-Through Cache:

Wates: 202 of instructions

Miss Rote: 12

Miss Penalty: 50 dack cycles

Block Write Penalty: 100 clock cycles

Average Memory Access Time: Hit Time + Miss Rate x Miss Penalty

= 1+0-c1 × 50

= 1.5 clack cycles

Wate time: 2 dock cycles

Write Back Cache:

Whites: 92 of instructions

Miss rate = 12

Miss penalty: 50 clock cycles

Block Write Penalty: 100 clock cycles

AMAT = 1+0.01×50

= 1.5 clock cycles

Write time = 2 clock cycles

White back cache is better due to lover memory traffic.