SILICAFLUX / SEMICONDUCTOR MATERIALS

Using SiO2 to make a semiconductor

Manufacturing routes, oxide engineering, silicon substrates and a practical development roadmap



TECHNICAL CONCEPT REPORT

Prepared for the SilicaFlux programme
2 November 2026

Scope: explain the two distinct roles of silicon dioxide - as a chemical feedstock from which silicon can be extracted, and as a functional insulating material within semiconductor devices.

CORE CONCLUSION | SiO2 is not itself the active semiconductor in a conventional silicon chip. The usual approach is to extract and purify elemental silicon for the transistor channel, then use carefully engineered SiO2 as an insulating, passivating or buried-oxide layer.

Executive summary

Silicon dioxide (SiO2) can contribute to semiconductor manufacturing in two fundamentally different ways. First, quartz or other silica feedstock can be chemically reduced to elemental silicon, which is then purified, crystallised and sliced into wafers. Second, silicon dioxide can be formed or deposited as a high-quality dielectric on or within a wafer. It is used for electrical isolation, surface passivation, process masking and, in some technology generations, as a gate dielectric.

The distinction matters commercially. A tonne of high-purity quartz does not directly become a tonne of chip-ready material. The reduction step makes metallurgical-grade silicon, which still requires deep purification. Conversely, the SiO2 used inside an integrated circuit is generally made on the wafer by oxidising silicon or deposited from process gases; natural quartz is not simply milled into a nanometre-scale transistor film.

Recommended SilicaFlux thesis: develop a qualified silicon feedstock route and an oxide-materials capability as related but separate workstreams. For the first ASIC, buy qualified wafers and use an established foundry process. Build proprietary know-how in mineral selection, purification analytics, oxide quality and device architecture before attempting an integrated semiconductor fab.

Two routes from the same chemistry

ROUTE	WHAT HAPPENS	OUTPUT / ROLE
A. SiO2 as feedstock	Reduce oxygen out of quartz; purify the resulting silicon; grow a single crystal.	Elemental silicon wafer - the active semiconductor substrate.
B. SiO2 as device material	Grow oxide by thermal oxidation or deposit an oxide film; integrate it into the device stack.	Insulator, passivation, isolation, mask or buried oxide.

What this report recommends

- Use the established quartz-to-metallurgical-silicon-to-polysilicon route for industrially credible silicon supply.
- Use thermal oxidation when a high-quality Si/SiO2 interface is needed; use deposited oxide where geometry, thickness or thermal budget calls for it.
- Evaluate silicon-on-insulator (SOI) wafers for low-power, RF or isolation-sensitive products, but do not assume SOI automatically makes every processor faster or cheaper.
- Treat direct electrochemical reduction of silica as a research programme, not as a qualified substitute for the mature purification chain.

The active device remains crystalline silicon. SiO2 is an enabling material whose quality can strongly affect leakage, interface traps, reliability and yield. [1-5]

1. What SiO2 does in a semiconductor

Silicon dioxide is a dielectric: it strongly resists electrical conduction under normal device operating conditions. In silicon microelectronics, its value comes not from acting as the transistor channel, but from controlling where electric fields and currents can and cannot go.

The classic MOS structure - metal, oxide, semiconductor - places an insulating oxide between a gate electrode and a silicon surface. A voltage applied to the gate creates an electric field through the oxide, which changes the carrier concentration in the silicon near the interface. The silicon channel is the semiconductor; the oxide is the gate insulator.

Principal roles of SiO2

FUNCTION	HOW SiO2 HELPS	DESIGN CONSIDERATION
Gate dielectric	Separates the gate conductor from the silicon channel while allowing an electric field to control the channel.	Leakage, oxide thickness, interface-state density, breakdown field and reliability.
Device isolation	Separates neighbouring active regions and reduces unwanted current paths.	Isolation geometry, electric-field concentration, stress and parasitic capacitance.
Surface passivation	Passivates surface bonds and protects silicon surfaces from contamination and process damage.	Interface chemistry, fixed charge, traps and stability through later thermal steps.
Process mask	Can act as a barrier during selected diffusion, implantation or etch steps.	Selectivity, pinholes, thickness uniformity and etch compatibility.
Buried oxide (SOI)	Separates a thin active silicon layer from the supporting silicon handle wafer.	BOX thickness/uniformity, defects, thermal conductivity and wafer bonding quality.

Why the Si/SiO2 interface is valuable

Thermally grown SiO2 forms directly from the silicon surface. This can create a high-quality interface with relatively low defect density compared with many alternative material interfaces. This favourable interface was a major reason silicon MOS technology became dominant. [1,2]

Important boundary: SiO2 is an insulator, not a semiconductor. A standalone piece of fused silica, quartz or silica glass will not function as a conventional silicon transistor. The semiconductor action occurs in a suitable semiconductor material, usually doped crystalline silicon.

2. Making SiO2 on a silicon wafer

For many silicon devices, the preferred way to obtain a high-quality SiO2 layer is to grow it directly from the silicon wafer by thermal oxidation. Oxygen from the process gas reacts with silicon at the surface. The oxide therefore becomes chemically bonded to the substrate rather than simply resting on top of it.

The two basic reactions are:

Dry oxidation: Si + O2 -> SiO2
Wet oxidation: Si + 2H2O -> SiO2 + 2H2

Dry oxidation generally grows more slowly and is often selected where a high-quality, relatively thin dielectric is required. Wet oxidation generally grows oxide more quickly and is useful for thicker oxide layers. Actual selection depends on the device, film target and foundry process. Common thermal oxidation tools operate in roughly the 800-1200 C range, with recipes set and qualified for the specific process. [1,2,3]

Thermal oxidation: high-level process flow



Key engineering points

- Part of the silicon wafer is consumed to form the oxide. Oxide growth changes both the surface position and the remaining silicon thickness.
- Dry and wet oxides have different growth rates and dielectric/interface characteristics; they are not interchangeable without device qualification.
- Cleanliness is critical. Mobile ions, particles, metals and organic residues can degrade electrical behaviour.
- Thickness alone is not enough. Measure uniformity, refractive index where relevant, leakage, breakdown, interface traps and reliability.

When thermal oxidation is not the right method

Thermal oxidation consumes the substrate and imposes a high-temperature process. For oxide needed over a non-silicon surface, over a temperature-sensitive stack, or at a later interconnect level, deposited SiO2 may be more suitable. Deposited films can be made using CVD variants such as LPCVD or PECVD. Their density, hydrogen content, stress and electrical properties depend on precursor chemistry and process conditions; they should not be assumed equivalent to thermal oxide. [1,3,4]

3. Deposited silica films and oxide integration

A semiconductor fab can introduce silicon dioxide by depositing a film from gaseous precursors, rather than growing it by consuming the silicon substrate. This provides flexibility in layer placement, thickness and thermal budget.

METHOD	GENERAL USE	STRENGTHS	LIMITATIONS / WATCHPOINTS
Thermal oxidation	Gate/interface oxide, surface passivation, selected isolation structures.	Strong Si/SiO2 interface; excellent dielectric quality when properly controlled.	Consumes silicon; high-temperature process; mainly useful on silicon surfaces.
LPCVD oxide	Conformal deposited oxide in suitable process modules.	Good conformality and film control in qualified processes.	Thermal budget and film stress/chemistry depend on process.
PECVD oxide	Interlayer dielectric, passivation and lower-temperature film needs.	Lower thermal budget; versatile deposition over existing structures.	Film may contain hydrogen or have different density, stress and electrical properties from thermal oxide.

Choosing the right oxide route

The best method depends on where the oxide sits in the device. A thin, high-quality Si/SiO2 interface layer points towards thermal oxidation. An oxide that must cover patterned structures or be added after temperature-sensitive steps points towards a deposited film. A thick isolation region may use a dedicated isolation process rather than a single simple oxidation step.

A caution on advanced logic

In scaled advanced CMOS, a thick enough pure SiO2 gate layer can produce excessive leakage as the physical thickness is reduced. High-k dielectrics such as hafnium oxide are used in modern gate stacks to provide greater capacitance at a larger physical thickness; a very thin SiO2 or silicon-oxygen interfacial layer may still be retained to preserve interface quality. Therefore, SilicaFlux should view SiO2 as a critical enabling dielectric, not assume it replaces every high-k material in leading-edge transistors. [5]

Design rule: choose the oxide process from the device architecture and process design kit (PDK), not from the availability of a silica powder. Semiconductor oxide is specified by electrical, structural and contamination limits at the wafer scale.

What is actually being made?

Natural quartz, fused silica, deposited SiO2 and thermally grown SiO2 are all forms of silicon dioxide, but they are not interchangeable products. A quartz lump is a mineral feedstock. Fused silica is a bulk glass component. A deposited or thermally grown oxide is a thin-film device material with controlled thickness, interface and electrical properties.

4. Making the silicon substrate from SiO2

The alternative use of SiO2 is as the chemical feedstock for elemental silicon. The established industrial route starts with quartz or quartzite, reduces the SiO2 in an electric submerged-arc furnace, and then applies much deeper chemical purification before crystal growth.



The idealised overall reduction reaction is:

SiO2 + 2C -> Si + 2CO

This is a simplified overall balance. Real submerged-arc furnaces operate through several intermediate reactions involving silicon monoxide (SiO), silicon carbide (SiC), carbon and silica, with strong dependence on furnace temperature profile, burden permeability and reductant reactivity. Literature reports reaction zones reaching around 1800-2000 C and above in the hot region. [6,7]

Theoretical material balance

For 1,000 kg of pure SiO2, the ideal stoichiometric balance is approximately 467 kg silicon, 400 kg carbon consumed and 932 kg carbon monoxide formed. This is a chemistry calculation, not a plant yield prediction. Actual furnace feed includes a reductant blend and process allowances; silicon recovery is below the ideal limit because of dust, slag, SiO losses and other operating effects.

Why high-purity quartz still matters

Low impurity feed can reduce the burden on the downstream purification system and may improve consistency. But the furnace itself can introduce impurities from reductants, electrodes, refractories and handling. A high SiO2 assay does not guarantee semiconductor-grade silicon. Impurity mass balances must be measured across the full chain.

Purification to electronic-grade polysilicon

A mainstream route converts metallurgical silicon to volatile trichlorosilane (HSiCl3), purifies that compound by distillation, and deposits silicon by chemical vapour deposition (CVD) onto heated silicon rods. The purification benefit comes from transferring silicon into a compound that can be separated from many impurities before it is decomposed back to elemental silicon. Modified Siemens technology remains a major commercial pathway; silane-based fluidised-bed processes are another industrially relevant family. [8,9]

5. From polysilicon to a working device

Once electronic-grade polysilicon has been qualified, it must be converted into a single-crystal substrate and processed into devices. Purity is necessary but not sufficient: crystal defects, dopant uniformity, oxygen/carbon content, surface damage and wafer geometry all affect the final product.

STEP	PROCESS	OUTPUT / CONTROL
1. Crystal growth	Czochralski (CZ) pulling is a mainstream route for large single-crystal silicon ingots. Float-zone (FZ) growth is used for selected specialist requirements.	Single-crystal ingot; monitor resistivity, dopant distribution, oxygen/carbon, dislocations and geometry.
2. Wafering	Ingot grind, slice, edge-shape, lap/etch as applicable, polish and clean.	Wafer thickness, bow/warp, total thickness variation, particles, roughness and surface metals.
3. Front-end fabrication	Oxidation/deposition, lithography, etch, doping/implantation, anneal and thin-film deposition.	Transistor dimensions, junctions, interface quality, defects and electrical parameters.
4. Back-end & test	Interconnect, passivation, wafer probe, dicing, packaging and final test.	Yield, reliability, power, frequency, functionality and package integrity.

A practical first SilicaFlux chip

The first SilicaFlux demonstrator should be a modest ASIC on an established foundry process, not a new fab. Choose a mature CMOS PDK that supports the required transistor, metal and oxide options. Translate the SilicaFlux scalar/vector/tensor architecture into synthesisable RTL, verify it, run design-rule and layout-versus-schematic checks, and fabricate a test chip through a foundry or multi-project wafer programme.

For a first proof of concept, the key measurements should be functionality, clock frequency, power, thermal behaviour, yield and reliability. Material provenance is useful, but the chip must be built on a wafer that already meets the foundry's electrical and contamination specifications.


Commercial sequencing: do not make a new semiconductor fab a prerequisite for proving the SilicaFlux architecture. Use a foundry for the first silicon; develop high-purity silicon and oxide materials as a separate, staged supply-chain programme.

6. Silicon-on-insulator: a high-value SiO2 application

Silicon-on-insulator (SOI) places a thin layer of active crystalline silicon above a buried oxide (BOX), which in turn sits on a supporting silicon handle wafer. The top silicon contains the transistors; the SiO2 electrically separates the active layer from the handle substrate.

TOP SILICON	BURIED SiO2 (BOX)	HANDLE WAFER
Active transistor layer. Thickness, doping and defectivity determine device behaviour.	Electrical isolation; reduces substrate coupling and some parasitic capacitances.	Mechanical support and thermal path; usually silicon.

Simplified SOI cross-section (not to scale)



Potential advantages

- Reduced parasitic junction capacitance and substrate coupling in suitable designs.
- Improved device isolation and potentially lower leakage paths.
- Useful properties for selected RF, mixed-signal, low-power and radiation-sensitive applications.

SOI is not a universal performance upgrade. It introduces its own design and thermal considerations, including BOX thermal resistance, self-heating, wafer cost and process-specific device models. Its value depends on the workload and product requirements. [10,11]

How SOI wafers are made

Industrial SOI wafers can be produced by wafer bonding and layer transfer (including hydrogen-implantation-based split processes) or by oxygen implantation followed by high-temperature annealing (SIMOX). In both cases the buried oxide is engineered within a specialist wafer-manufacturing process. A SilicaFlux team would normally buy qualified SOI wafers rather than attempt to build them in a first-generation pilot line. [10,11]

7. Route selection for SilicaFlux

The correct approach is to choose the material process that serves the intended product. Natural high-purity quartz, electronic-grade silicon, thermal oxide and deposited oxide are different points in the materials chain.

OBJECTIVE	PREFERRED ROUTE	WHY	NOT THE RIGHT SHORTCUT
Make active silicon	Quartz beneficiation -> carbothermic reduction -> chlorosilane purification -> crystal growth.	Established industrial path from mineral silica to high-purity silicon.	Assuming high assay quartz can be directly melted into chip-grade wafers.
Make high-quality surface oxide	Thermal oxidation of a qualified silicon wafer.	Creates a direct Si/SiO2 interface with excellent dielectric properties when process-qualified.	Trying to deposit crushed quartz powder as a thin transistor dielectric.
Add oxide over complex layers	Qualified CVD oxide (LPCVD/PECVD, as appropriate).	Can coat surfaces and fit lower thermal budgets or interlayer needs.	Assuming all deposited oxide behaves like thermal oxide.
Build SOI devices	Procure qualified SOI wafer or partner with SOI wafer supplier.	Specialist BOX and top-silicon control already integrated.	Trying to create BOX by simply coating a finished silicon wafer.
Make advanced gate stack	Use the foundry PDK stack; may include high-k dielectric and an SiO2 interfacial layer.	Balances capacitance, leakage, interface quality and reliability.	Designing a leading-edge gate around bulk SiO2 alone without foundry qualification.

Suggested technology priorities

Priority 1 - first chip: select a mature foundry flow and design an ASIC that can be fabricated on the foundry's qualified silicon and dielectric stack.

Priority 2 - oxide engineering: collaborate with a university or wafer-fab partner to produce and characterise thermal and deposited oxide test structures. Use simple MOS capacitors and test transistors to evaluate film and interface properties.

Priority 3 - silicon materials: assess representative quartz sources and reductants; test the material through a qualified metallurgical-silicon producer or pilot furnace; then evaluate whether upstream impurity reductions lower downstream purification cost.

Priority 4 - SOI: evaluate commercial SOI wafers for the product classes where their isolation properties can provide measurable value.

8. Development plan and qualification

A sensible programme separates proof of device architecture from proof of mineral-to-silicon manufacturing. Each stage should have a defined exit criterion before the next capital commitment.

WORKSTREAM	EARLY WORK	MEASUREMENTS	EXIT CRITERION
A. Architecture	Complete RTL, simulation, formal checks and FPGA demonstrator.	Functional coverage, timing, power estimates, software/compiler support.	Verified design ready for foundry synthesis and physical design.
B. Wafer & oxide test	Use partner fab or university line for oxidation/deposition test structures.	Ellipsometry, uniformity, refractive index, leakage, breakdown, interface traps.	Reproducible film quality on agreed wafer specification.
C. Silica feedstock	Sample quartz sources; perform mineralogy and trace-element screening.	ICP-MS, GDMS where appropriate, inclusion analysis, batch variability.	A feedstock specification linked to downstream silicon trials.
D. Reduction & purification	Partner-led reduction and chemical purification trials.	Silicon recovery, impurity partitioning, specific energy, by-product handling.	Demonstrated electronic-grade purification pathway and credible cost model.
E. Crystal & wafer	Grow qualification crystals through specialist partner.	Resistivity, dopant uniformity, oxygen/carbon, defects, wafer geometry and surface.	Material accepted against customer or foundry wafer specification.

Critical analytics

- ICP-MS: trace-element chemistry of quartz, process solutions and selected silicon samples.
- GDMS: bulk trace impurity assessment for high-purity solid materials where the method is appropriate.
- SIMS: depth-resolved impurity and dopant analysis in silicon and thin films.
- FTIR: selected measurements of light elements and bonding/defect-related signatures in silicon or oxide materials.
- Ellipsometry / reflectometry: oxide thickness and optical-property mapping.
- Electrical test: MOS capacitor C-V, leakage, breakdown, interface-state and reliability measurements.

All measurement methods require calibrated standards, clean sample handling and a laboratory quality system. A single purity number is not a substitute for a full material and device specification.

9. Risks, economics and implementation discipline

The largest technical risk is confusing upstream chemical purity with downstream semiconductor qualification. A high-purity quartz deposit may be attractive, but the value is only proven when its performance is followed through reduction, purification, crystal growth and wafer qualification.

RISK	WHY IT MATTERS	MITIGATION
Feedstock premium not recovered	Expensive HPQ may not materially lower the cost of electronic-grade silicon after chemical purification.	Compare multiple feedstocks through controlled pilot trials; calculate cost per kg of accepted wafer-grade silicon.
Contamination introduced downstream	Reductants, electrodes, refractories, reactors, gases and handling can re-contaminate the material.	Impurity mass balance at each stage; dedicated clean handling and supplier qualification.
Oxide film not device-grade	A chemically correct SiO2 film may still have defects, traps, pinholes, stress or poor reliability.	Use test structures and foundry-qualified process recipes; characterise electrical behaviour, not only thickness.
SOI not suitable for workload	Thermal resistance, wafer cost and design changes may outweigh isolation benefits.	Benchmark bulk CMOS and SOI implementations using the intended workload.
Capital and EHS complexity	Furnaces, chlorosilane chemistry, high-temperature tools and semiconductor clean facilities have substantial controls and infrastructure needs.	Partner and stage investments; complete process hazard reviews, emissions controls and permitting before plant design.

Safety and environmental considerations

Industrial silicon reduction involves extreme temperatures, electrical hazards, carbon monoxide-bearing off-gas, dust and refractory systems. Chlorosilane purification involves corrosive and moisture-reactive chemicals and flammable gases. Wafer processing can involve hazardous wet chemicals and high-energy equipment. These processes require engineered containment, gas detection, scrubbers, interlocks, trained operators, formal hazard analysis and applicable environmental permits. This concept report is not an operating procedure.

The economic comparison should be done on a common basis: cost per kilogram of accepted electronic-grade polysilicon, then cost per kilogram of usable crystal, then cost per wafer meeting the buyer's specification. Include electricity, carbon reductant, chemical losses, recycling, off-gas treatment, waste, maintenance, yield and capital utilisation.

10. SilicaFlux recommended configuration

The strongest long-term configuration is an integrated materials and computing company, but its development should be staged. The first value-creating milestone is a working chip; the first materials milestone is a verified process route that yields qualified electronic-grade silicon or wafer oxide with a measurable cost or performance advantage.

DIVISION	SCOPE	NEAR-TERM PRODUCT
SilicaFlux Silicon	Quartz selection, beneficiation, silicon reduction, purification and crystal/wafer partnerships.	Qualified silica feedstock; eventually electronic-grade silicon and wafer supply.
SilicaFlux Oxide	Oxide test structures, thermal oxidation partnerships, deposited SiO2 process development and SOI evaluation.	Qualified oxide film capability, process data and specialist oxide/wafer products.
SilicaFlux Semiconductor	Dataflow architecture, RTL, ASIC design, verification, foundry tape-out and packaging.	SilicaFlux ASIC / compute chip.

A staged execution sequence

Stage 1 - prove the chip: complete the architecture and build a test ASIC on a foundry-qualified process. Obtain baseline performance and power data.

Stage 2 - prove the oxide: work with a university or foundry partner on thermal oxidation and deposited SiO2 test structures. Establish thickness, electrical and reliability data.

Stage 3 - prove the mineral: screen quartz deposits for impurities and inclusions, then compare representative feedstocks in controlled beneficiation and reduction trials.

Stage 4 - prove the purification economics: send selected metallurgical silicon through chlorosilane purification and compare impurity profiles, energy, yield and costs.

Stage 5 - integrate selectively: invest in owned production capacity only where pilot data shows a defensible advantage over buying qualified material or using a contract manufacturer.

Investment gate: proceed from pilot to plant only when repeatable data demonstrates that SilicaFlux can produce a specification-compliant material at a competitive cost, with the process safety, emissions, utilities and customer qualification pathway understood.

Final conclusion

SiO2 is valuable to semiconductor manufacturing both as the mineral source from which silicon is made and as a functional oxide used within devices. But those roles require different production methods. The best industrial route to active silicon remains reduction followed by deep chemical purification and crystal growth. The best way to make a high-quality oxide at a silicon interface is often thermal oxidation; deposited oxide and SOI processes serve other integration needs. SilicaFlux should connect these technologies through careful materials analytics and a foundry-led first chip programme.

References and technical source notes

The following sources support the process descriptions and device concepts in this report. They are a starting technical bibliography, not a substitute for current foundry process documentation, supplier specifications or detailed engineering design.

[1] University of Texas at El Paso, “Oxidation Basics.” Describes SiO2 roles in microelectronics, thermal oxidation, deposition and the silicon/oxide interface. https://www.utep.edu/engineering/nanomil/processes/oxidation_basics.html

[2] Georgia Tech, “Oxidation - Microfabrication Processing.” Describes dry and wet oxidation, MOS structure and field oxide applications. https://www.sums.gatech.edu/articles/ProOxide

[3] Colorado School of Mines, “Oxidation.” Explains thermal oxidation, typical process temperature range and Deal-Grove growth model. https://sif.mines.edu/oxidation/

[4] Samsung Semiconductor, “The oxidation process.” Overview of oxidation as a wafer protection and insulation step; discusses dry/wet thermal oxidation. Samsung Semiconductor - oxidation process

[5] Nature Communications, “Insulators for 2D nanoelectronics: the gap to bridge” (2020). Discusses the Si/SiO2 interface and use of high-k dielectrics with thin SiO2 interfacial layers. https://www.nature.com/articles/s41467-020-16640-8

[6] “A review of high-purity quartz for silicon production in Australia” (2024). Reviews HPQ, beneficiation and the carbothermic reduction route. https://doi.org/10.1080/08120099.2024.2362296

[7] Journal of Sustainable Metallurgy, “Reducing the Carbon Footprint: Primary Production of Aluminum and Silicon with Changing Energy Systems” (2021). Describes submerged-arc silicon production, burden materials, reactions and carbon emissions. https://link.springer.com/article/10.1007/s40831-021-00429-0

[8] Solar Energy Materials and Solar Cells, “Advances in production and optimization of electronic-grade polysilicon: A review of modified Siemens and silane methods” (2025). Reviews electronic-grade polysilicon process families and improvement strategies. ScienceDirect article

[9] 2026 review, “Silicon production technologies: Historical evolution, energy and carbon footprint, and future perspectives.” Describes the Siemens CVD route and its energy intensity. https://doi.org/10.1016/j.jalmes.2026.100271

[10] Queen's University Belfast, “Silicon On Insulator (SOI).” Describes SOI structure, applications and wafer fabrication methods. Queen's University Belfast - SOI

[11] IEEE Technology Navigator, “Silicon on insulator technology.” Overview of buried oxide, SOI device effects and wafer technologies. IEEE Technology Navigator

[12] OSHA, “Semiconductor manufacturing: substrate manufacture and device fabrication.” Occupational/process overview for silicon substrate and wafer fabrication. https://www.osha.gov/semiconductors

Disclaimer: This report is an early-stage technical concept study. It is not a process recipe, plant design, safety case, cost estimate, feasibility study or guarantee of semiconductor qualification. All material specifications and process windows must be set by qualified engineers with the relevant equipment supplier and foundry.

SILICAFLUX | SiO2 semiconductor applications & manufacturing | 2 November 2026