

# Datasheet: Trenchadís Register File

---

Version: v1.0.1

Last Updated: 2025-08-16

## 1. Overview

---

The `trenchadis_register_file` is a flexible, synthesizable SystemVerilog module that implements a high-performance register file with one synchronous write port and a parameterizable number of asynchronous read ports. It is designed to be a core component in processor designs, particularly those requiring concurrent data access, such as in the execution stage of a pipelined CPU. Key features include a configurable register count and data width, and an optional mode to enforce that register 0 is hardwired to zero, making it directly compatible with the RISC-V integer instruction set architecture (ISA).

## 2. Features

---

- Single, synchronous write port.
- Parameterizable number of asynchronous read ports.
- Parameterizable register count ( `REG_COUNT` ) and data width ( `DEPTH` ).
- Optional RISC-V compatible zero-register functionality (register at address 0 is always zero).
- Fully synchronous design with a single clock domain for writes.
- Active-low asynchronous reset to initialize all registers to zero.
- Standard "read-before-write" behavior for simultaneous read/write to the same address.

### 3. Block Diagram

---

A conceptual block diagram is shown below. The number of read ports is determined by the `NUM_READ_PORTS` parameter.

Parametrable register file read ports

### 4. Parameters (Generics)

---

Parameter	Type	Default	Description
<code>NUM_READ_PORTS</code>	<code>integer</code>	<code>2</code>	Defines the number of concurrent read ports.
<code>REG_COUNT</code>	<code>integer</code>	<code>32</code>	Defines the total number of registers in the file.
<code>DEPTH</code>	<code>integer</code>	<code>32</code>	Defines the bit width of each individual register.
<code>ZERO_REG_IS_ZERO</code>	<code>bit</code>	<code>1</code>	If <code>1</code> , register at address <code>0</code> is hardwired to zero. Writes to address <code>0</code> are ignored. If <code>0</code> , register <code>0</code> is a normal register.

### 5. Port Descriptions

---

Port Name	Direction	Width	Description
<code>clk_i</code>	<code>input</code>	<code>1</code>	System clock. All synchronous write

Port Name	Direction	Width	Description
			logic is clocked on the positive edge of this signal.
<code>rst_ni</code>	<code>input</code>	<code>1</code>	Active-low asynchronous system reset. When asserted ( <code>0</code> ), all registers are cleared to zero.
<code>waddr_i</code>	<code>input</code>	<code>\$clog2(REG_COUNT)</code>	Write address. Selects the register to be written to.
<code>wdata_i</code>	<code>input</code>	<code>DEPTH</code>	Write data. The data to be written into the selected register.
<code>wen_i</code>	<code>input</code>	<code>1</code>	Write enable. A high level on this signal enables a write operation on the next positive clock edge.
<code>raddr_i</code>	<code>input</code>	<code>[NUM_READ_PORTS-1:0]</code> <code>[\$clog2(REG_COUNT)-1:0]</code>	Packed array of read addresses. <code>raddr_i[n]</code> is the address for the n-th read port.
<code>rdata_o</code>	<code>output</code>	<code>[NUM_READ_PORTS-1:0][DEPTH-1:0]</code>	Packed array of read data. <code>rdata_o[n]</code> is the data output from the n-th read port.

Clarity note on Packed Arrays: `raddr_i` : Packed array of read addresses. For the default `NUM_READ_PORTS=2`, this is a `logic [1:0][$clog2(REG_COUNT)-1:0]` signal. `rdata_o`

`o` : Packed array of read data ports. For the default `NUM_READ_PORTS=2`, this is a `logic [1:0][DEPTH-1:0]` signal.

## 6. Register Map\*

---

\* (This module is a simple logic core and does not contain a bus interface or register map.)

## 7. Functional Description

---

The `trencadis_register_file` module provides a simple and efficient memory structure commonly used in CPUs. Its operation is divided into three main functions: write, read, and reset.

### Write Operation

A write operation is performed when the `wen` (write enable) signal is asserted high. On the next rising edge of `clk`, the data present on the `wdata` bus is written into the register selected by the `waddr` bus. The write is synchronous.

If the `ZERO_REG_IS_ZERO` parameter is set to `1`, any attempt to write to address `0` (`waddr == '0`) will be ignored, and the contents of register 0 will remain zero.

### Read Operation

Read operations are asynchronous (combinatorial). The module supports `NUM_READ_PORTS` concurrent reads. For each read port `i`, the address on `raddr[i]` is used to select a register. The contents of that register are then immediately presented on the corresponding `rdata[i]` output bus.

If a read and a write occur to the same address in the same clock cycle, the read port will output the old data stored in the register before the write completes. This is standard "read-before-write" behavior.

If the `ZERO_REG_IS_ZERO` parameter is set to `1`, any read from address `0` (`raddr[i] == '0`) will result in `rdata[i]` being driven to all zeros, regardless of the physical value stored in register 0.

## Reset

The module uses an active-low asynchronous reset (`rst_n`). When `rst_n` is pulled low, all physical registers within the file are immediately and asynchronously set to zero.

## 8. Timing Diagrams

---

This diagram shows a reset condition demonstrating that the output ports go to zero regardless of the clock

Asynchronous reset

This diagram shows a simultaneous read and write to the same register address. Note that `rdata` reflects the value of the register before the write operation completes on the next rising clock edge.

Read after write

## 9. Instatiation Template

---

Here is an example of how to instantiate the `trencadis_register_file` in SystemVerilog:

```
trencadis_register_file #(
    .NUM_READ_PORTS(2),
    .REG_COUNT(32),
    .DEPTH(32),
    .ZERO_REG_IS_ZERO(1),
) i_trencadis_register_file (
    // generic ports
    .clk_i(clk),
    .rst_ni(rst_n),
    // write ports
    .wen_i(write_enable),
```

```

        .waddr_i(write_address),
        .wdata_i(write_data),
        // read ports
        .raddr_i(read_address),    // Packed array of type logic [1:0][4:0]
        .rdata_o(read_data)        // packed array of type logic [1:0][31:0]
    );

```

## 10. Bus Wrappers\*

\*(This module is a simple logic core and does not have any standard bus wrappers.)

## 11. Revision History

A log of changes to this document and the corresponding RTL module.

Version	Date	Author(s)	Changes
v1.0.0	2025-08-04	Adrià Babiano Novella	Initial release of the datasheet.
v1.0.1	2025-08-16	Adrià Babiano Novella	Update image path references and typos in document.