

```
graph LR; A[EVENTOUT Port] --> B[EVENTOUT Cortex Configuration]
```

EVENTOUT Cortex Configuration

EVENTOUT Port