

# SOC-FPGA design

---

## Manual

### Course Real Time Embedded Systems

#### LAP – IC – EPFL

Version 0.0 (Preliminary)

René Beuchat

## 1 Introduction

Development of embedded systems based on chip containing one or more microprocessor and hardcore peripherals well as FPGA part is becoming more and more important. This technology allows the the designer a lot of freedom and powerful capabilities. Classical design as with microcontrollers is emphasized with the full power of the FPGAs.

Mixed design are becoming a reality with evolution for the design of specific accelerator the improve a lot of algorithms as well as specific programmable interface with the external world.

Two main HDL (**H**ardware **D**esign **L**anguage) languages are available for the design of the FPGA part VHDL and Verilog. Some tools allow the automatic translation from C to HDL. New technologies emerge as OpenCL to have compatibility between high level design of software and implementation in the hardware as:

- Compilation for a processor or multicore processors
- Compilation for GPU (Graphical Processing Unit)
- Translation and compilation for FPGA, for the last one, PCIe interface is mandatory or another way of parameters passing between the main mandatory processor and the FPGA part is necessary

*This guide assumes that the users know how to use QuartusII, NIOSII, Qsys and ModelSim-Altera.*

The used board is the DE1-soc from terasic: <http://de1-soc.terasic.com>

## 2 DE1-soc board




Fig. 1. de1-soc board from terasic

Characteristic of the board:

### *FPGA Device*

- Cyclone V SoC **5CSEMA5F31C6** Device
- Dual-core **ARM Cortex-A9** (HPS)
- **85K** Programmable Logic Elements
- 4'450 Kbits embedded memory
- 6 Fractional PLLs
- Hard Memory Controllers

### *Configuration and Debug*

- Quad Serial Configuration device – **EPCQ256** on FPGA
- On-Board **USB Blaster II** (Normal type B USB connector)

### *Memory Device*

- **64MB** (32Mx16) SDRAM on FPGA
- **1GB** (2x256Mx16) DDR3 SDRAM on HPS
- **Micro SD** Card Socket on HPS

### *Communication*

- Two Port USB 2.0 Host (ULPI interface with USB type A connector)
- USB to UART (micro USB type B connector)
- 10/100/1000 Ethernet
- PS/2 mouse/keyboard
- IR Emitter/Receiver

### *Connectors*

- Two 40-pin Expansion Headers
- One 10-pin ADC Input Header
- One LTC connector (One Serial Peripheral Interface (SPI) Master ,one I2C and one GPIO interface )

### *Display*

- 24-bit VGA DAC

### Audio

- 24-bit CODEC, Line-in, line-out, and microphone-in jacks

### Video Input

- TV Decoder (NTSC/PAL/SECAM) and TV-in connector

### ADC

- Fast throughput rate: 1 MSPS
- Channel number: 8
- Resolution: 12 bits
- Analog input range : 0 ~ 2.5 V or 0 ~ 5V as selected via the RANGE bit in the control registre

### Switches, Buttons and Indicators

- 4 User Keys (FPGA x4)
- 10 User switches (FPGA x10)
- 11 User LEDs (FPGA x10 ; HPS x 1)
- HPS Reset Buttons (HPS\_RST\_n and HPS\_WARM\_RST\_n)
- Six 7-segment displays

### Sensors

- G-Sensor on HPS

### Power

- 12V DC input

### Block Diagram of the DE1-SOC Board




Fig. 2. Block Diagram of the DE1-SOC Board




Fig. 3. Elements on the de1-soc boards

<http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=836&PartNo=3>

- Green for FPGA part
- Orange for HPS part
- Blue for control

Manuals and resources are available at:

[http://www.terasic.com.tw/cgi-](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=836&PartNo=4ParagrapheTexte)

[bin/page/archive.pl?Language=English&CategoryNo=165&No=836&PartNo=4ParagrapheTexte](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=836&PartNo=4ParagrapheTexte)

- Liste

### 3 SOC part test

#### 3.1.1 ARM DS-5 tools

#### 3.1.2 Hello World on ARM HPS part

#### 3.1.3 GPIO access

The references for gpio are:

- [http://www.altera.com/literature/hb/cyclone-v/cv\\_54022.pdf](http://www.altera.com/literature/hb/cyclone-v/cv_54022.pdf)
- <http://www.altera.com/literature/hb/cyclone-v/hps.html>

- Supports up to 71 I/O pins and 14 input-only pins depend on device variant

On de1-soc:

- Only 1 Button for HPS GPIO
- Only 1 LED for HPS GPIO

Pin Name	HPS GPIO	Register [bit]	Function	Address	Dir
HPS_KEY	GPIO54	GPIO1[25]	I/O	0xFF20 9000	In
HPS_LED	GPIO53	GPIO1[24]	I/O	0xFF20 9000	Out

HPS peripherals are mapped to HPS base address space 0xFC00 0000 with 64KB size.

Registers of GPIO0 controller are mapped to the base address 0xFF20 8000 - 0xFF20 8FFF (4KB size)

Registers of GPIO1 controller are mapped to the base address 0xFF20 9000 - 0xFF20 9FFF (4KB size)

Registers of GPIO2 controller are mapped to the base address 0xFF20 A000 - 0xFF20 8FFF (4KB size)

		<a href="http://www.altera.com/literature/hb/cyclone-v/cv_5v4.pdf">http://www.altera.com/literature/hb/cyclone-v/cv_5v4.pdf</a>		
GPIO0	0xFF20 8000 - 0xFF20 8FFF	0xFF70 8000		
GPIO1	0xFF20 9000 - 0xFF20 9FFF	0xFF70 9000		
GPIO2	0xFF20 A000 - 0xFF20 8FFF	0xFF70 A000		
LWFGASLAVES		0xFF20 0000		

gpio0	0xFF70 8000	HPS_GPIO0_ADDRESS	HPS_GPIO0_OFFSET		
gpio_swporta_dr	0	HPS_GPIO0_GPIO_SWPORTA_DR_ADDRESS	GPIO_GPIO_SWPORTA_DR_OFFSET		
gpio_swporta_ddr	0x04	HPS_GPIO0_GPIO_SWPORTA_DDR_ADDRESS	GPIO_GPIO_SWPORTA_DDR_OFFSET		
gpio_inten	0x30	HPS_GPIO0_GPIO_INTEN_ADDRESS	GPIO_GPIO_INTEN_OFFSET		
gpio_intmask	0x34	HPS_GPIO0_GPIO_INTMASK_ADDRESS	GPIO_GPIO_INTMASK_OFFSET		
gpio_inttype_level	0x38	HPS_GPIO0_GPIO_INTTYPE_LEVEL_ADDRESS	GPIO_GPIO_INTTYPE_LEVEL_OFFSET		
gpio_int_polarity	0x3c	HPS_GPIO0_GPIO_INT_POLARITY_ADDRESS	GPIO_GPIO_INT_POLARITY_OFFSET		
gpio_intstatus	0x40	HPS_GPIO0_GPIO_INTSTATUS_ADDRESS	GPIO_GPIO_INTSTATUS_OFFSET		
gpio_raw_intstatus	0x44	HPS_GPIO0_GPIO_RAW_INTSTATUS_ADDRESS	GPIO_GPIO_RAW_INTSTATUS_OFFSET		
gpio_debounce	0x48	HPS_GPIO0_GPIO_DEBOUNCE_ADDRESS	GPIO_GPIO_DEBOUNCE_OFFSET		
gpio_porta_eoi	0x4c	HPS_GPIO0_GPIO_PORTA_EOI_ADDRESS	GPIO_GPIO_PORTA_EOI_OFFSET		
gpio_ext_porta	0x50	HPS_GPIO0_GPIO_EXT_PORTA_ADDRESS	GPIO_GPIO_EXT_PORTA_OFFSET		
gpio_ls_sync	0x60	HPS_GPIO0_GPIO_LS_SYNC_ADDRESS	GPIO_GPIO_LS_SYNC_OFFSET		
gpio_id_code	0x64	HPS_GPIO0_GPIO_ID_CODE_ADDRESS	GPIO_GPIO_ID_CODE_OFFSET		
gpio_ver_id_code	0x6c	HPS_GPIO0_GPIO_VER_ID_CODE_ADDRESS	GPIO_GPIO_VER_ID_CODE_OFFSET		
gpio_config_reg2	0x70	HPS_GPIO0_GPIO_CONFIG_REG2_ADDRESS	GPIO_GPIO_CONFIG_REG2_OFFSET		
gpio_config_reg1	0x74	HPS_GPIO0_GPIO_CONFIG_REG1_ADDRESS	GPIO_GPIO_CONFIG_REG1_OFFSET		

### 3.1.3.1 Library installation

C:\altera\13.1\embedded\ip\altera\hps\altera\_hps\hwlib

HERE

### 3.1.3.2 Reference files

hps.h		

#### 3.1.3.2.1 Titre5

##### 3.1.3.2.1.1 Titre6

##### 3.1.3.2.1.1.1 Titre7

##### 3.1.3.2.1.1.1.1 Titre8

##### 3.1.3.2.1.1.1.1.1 Titre9

Summary

1 Introduction ..... 1

2 Titre 1 ..... **Error! Bookmark not defined.**

2.1 Titre2 ..... **Error! Bookmark not defined.**

2.1.1 Titre3 ..... **Error! Bookmark not defined.**

List of Figures

Fig. 1. Fig style ..... **Error! Bookmark not defined.**

Fig. 2. Test program for specific parallel port..... **Error! Bookmark not defined.**