

Extremely Low Power/Voltage CMOS SRAM 128K X 8 bit

BS62XV1024

■ FEATURES

- Extremely low operation voltage: 1.2V ~ 2.4V
- Extremely low power consumption :

Vcc = 1.5V 10mA (Max.) write current

0.5mA (Max.) read current

0.005uA (Typ.) CMOS standby current

Vcc = 2.2V 15mA (Max.) write current 0.8mA (Max.) read current

0.01uA (Typ.) CMOS standby current

· High speed access time :

-25 250ns (Max.)

- · Input levels are CMOS-compatible
- Automatic power down when chip is deselected
- · Three state outputs
- Fully static operation
- · Data retention supply voltage as low as 1.2V
- Easy expansion with CE2, CE1, and OE options
- All I/O pins are 3.3V tolerant

■ DESCRIPTION

The BS62XV1024 is a high performance, extremely low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits and operates from an extremely low range of 1.2V to 2.4V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.005uA and maximum access time of 250ns in 1.5V operation.

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.


The BS62XV1024 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62XV1024 is available in the JEDEC standard 32 pin 525mil Plastic SOP, 8mmx13.4mm STSOP, and 8mmx20mm TSOP.


■ PRODUCT FAMILY

				PC	OWER DIS	SIPATION			
PRODUCT	OPERATING	Vcc	SPEED	STANDBY (ICCSB1, Max)		Operating (Icc, Max)		PKG TYPE	
FAMILY	TEMPERATURE	RANGE	(ns)	Vcc= Vcc= 2.2V 1.5V		Vcc= 2.2V	Vcc= 1.5V		
BS62XV1024SC								SOP-32	
BS62XV1024TC	+0°C to +70°C	1.2V ~ 2.4V	250	0.3uA	0.2uA	15mA	10mA	TSOP-32	
BS62XV1024STC								STSOP-32	
BS62XV1024SI								SOP-32	
BS62XV1024TI	-40°C to +85°C	1.2V ~ 2.4V	250	1uA	0.8uA	15mA	10mA	TSOP-32	
BS62XV1024STI								STSOP-32	

■ PIN CONFIGURATIONS



■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address input select one of the 131,072 x 8-bit words in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.
DQ0 – DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE1	CE2	ŌĒ	I/O OPERATION	Vcc CURRENT	
Not selected	X	Н	Х	Х	Lliab 7		
(Power Down)	Х	Х	L	Х	High Z	ICCSB, ICCSB1	
Output Disabled	Н	L	Н	Н	High Z	I _{cc}	
Read	Н	L	Н	L	Dout	I _{cc}	
Write	L	L	Н	Х	DIN	I _{cc}	

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.0	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	w
lout	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	1.2V ~ 2.4V
Industrial	-40°C to +70°C	1.2V ~ 2.4V

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾			-0.5		0.3Vcc	٧
ViH	Guaranteed Input High Voltage ⁽²⁾			0.7Vcc	ı	Vcc+0.2	V
lıL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		-	1	1	uA
loL	Output Leakage Current	Vcc = Max, CE1= V _{IH} , CE2= V _{IL} or OE = V _{IH} , V _{IO} = 0V to Vcc	•		-	1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 1mA			-	0.3	٧
Vон	Output High Voltage	Vcc = Min, IoH = -0.5mA		1.2	-	-	٧
Icc	Operating Power Supply	CE1 = V _{IL} , or CE2 = V _{IH} ,	Vcc=1.5V	-	-	10	mA
icc	Current	$I_{DQ} = 0mA, F = Fmax^{(3)}$	Vcc=2.2V	-	-	15	
Iccsb	Standby Power Supply	CE1 = V _H , or CE2 = V _L ,	Vcc=1.5V	-	-	0.5	mA
ICCSB	Current	I _∞ = 0mA, F = Fmax ⁽³⁾	Vcc=2.2V		-	1	IIIA
locana	Power Down Supply	CE1 ≥ Vcc-0.2V, CE2 ≤ 0.2V,	Vcc=1.5V		0.005	0.2	
ICCSB1	Current	V _{IN} ≧Vcc-0.2V or V _{IN} ≦0.2V	Vcc=2.2V		0.01	0.3	uA


^{1.} Typical characteristics are at TA = 25°C.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2\text{V}, \text{CE2} \le 0.2\text{V}, \\ \text{VIN} \ge \text{Vcc} - 0.2\text{V or VIN} \le 0.2\text{V}$	1.2		1	>
I _{CCDR}	Data Retention Current	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2\text{V}, \text{CE2} \le 0.2\text{V}, \\ \text{VIN} \ge \text{Vcc} - 0.2\text{V or VIN} \le 0.2\text{V}$		0.005	0.1	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		-	ns
t _R	Operation Recovery Time	Coo resemble various	T _{RC} (2)	-	1	ns

^{1.} Vcc = 1.5V, T_A = + 25°C

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.


^{2.} t_{RC} = Read Cycle Time



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE


■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		BS62XV1024-25 MIN. TYP. MAX.			UNIT
t _{avax}	t _{rc}	Read Cycle Time		250	1	-	ns
t _{avqv}	t _{AA}	Address Access Time				250	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time	(CE1)	-	-	250	ns
t _{E2HOV}	t _{ACS2}	Chip Select Access Time	(CE2)	-	-	250	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid				150	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z	(CE1)	15		-	ns
t _{E2HOX}	t _{CLZ2}	Chip Select to Output Low Z	(CE2)	10	-	-	ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z		10		-	ns
t _{E1HQZ}	t _{cHZ1}	Chip Deselect to Output in High Z	(CE1)	0		40	ns
t _{E2HQZ}	t _{CHZ1}	Chip Deselect to Output in High Z	(CE2)			40	
t _{GHQZ}	t _{onz}	Output Disable to Output in High Z		0		35	ns
t _{axox}	t _{oн}	Output Disable to Output Address Change		10			ns

^{1.} Typical characteristics are at Vcc = 1.5V, T_A = 25°C.



■ SWITCHING WAVEFORMS (READ CYCLE)



- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE1}}$ = V_{IL} and CE2= V_{IH}.
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- 4. OE = VIL .
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		62XV102 TYP.	UNIT	
t _{avax}	t _{wc}	Write Cycle Time	250		-	ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write	250			ns
t _{AVWL}	t _{AS}	Address Set up Time	0	-	-	ns
t _{avwh}	t _{aw}	Address Valid to End of Write	250			ns
t _{ww}	t _{wp}	Write Pulse Width	150			ns
t _{whax}	t _{wr1}	Write Recovery Time (CE1, W	Ē) 0			ns
t _{E2LAX}	t _{WR2}	Write Recovery Time (CE	2) 0			ns
t _{wLoz}	t _{wiz}	Write to Output in High Z			40	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	100			ns
t _{whDx}	t _{DH}	Data Hold from Write Time	0		-	ns
t _{GHOZ}	t _{onz}	Output Disable to Output in High Z	0		40	ns
t _{whox}	t _{ow}	End of Write to Output Active	5			ns


^{1.} Typical characteristics are at Vcc = 1.5V, T_A = 25°C.

■ SWITCHING WAVEFORMS (WRITE CYCLE)






WRITE CYCLE2 (1,6)




- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. TWR is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. OE is continuously low (OE = V_{IL}).
- 8. Dout is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500 mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Towis measured from the later of CE1 going low or CE2 going high to the end of write.



■ ORDERING INFORMATION




■ PACKAGE DIMENSIONS



STABOL	INCH(BASE)	MM(REF.)
Α	0.118(MAX)	2.997(MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.104±0.004	2.642±0.102
ь	0.016(TYP)	0.406(TYP)
С	0.008(TYP)	0.203(TYP)
D	0.805±0.005	20.447±0.127
Ε	0.445±0.005	11.303±0.127
E1	0.556±0.012	14.122±0.305
е	0.050(TYP)	1.270(TYP)
L	0.031±0.008	0.787±0.203
L1	0.055±0.008	1.397±0.203
s	0.0275(TYP)	0.6985(TYP)
у	0.004(MAX)	0.102(MAX)
θ	0°-10°	0°-10°




■ PACKAGE DIMENSIONS (continued)



STMBOL	INCH(BASE)	MM(REF.)
Α	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
ь	0.008(TYP)	0.20(TYP)
С	0.006(TYP)	0.15(TYP)
DЬ	0.465±0.004	11.80±0.10
E	0.315±0.004	8.00±0.10
e	0.020(TYP)	0.50(TYP)
D	0.528±0.008	13.40±0.20
L	0.020±0.004	0.50±0.10
L1	0.0315±0.004	0.80±0.10
у	0.004(MAX)	0.102(MAX)
θ	0°-5°	0°-5°

STSOP-32



1001 02

	UNIT	INCH(BASE)	MM(REF.)
	A	0.047(MAX)	1.20(MAX)
	A1	0.004±0.002	0.10±0.05
	A2	0.039±0.002	1.00±0.05
	ь	0.008(TYP)	0.20(TYP)
	С	0.006(TYP)	0.15(TYP)
<u> 2</u>	Db	0.724±0.004	18.40±0.10
	E	0.315±0.004	8.00±0.10
	е	0.020(TYP)	0.50(TYP)
<u>A</u>	D	0.787±0.008	20.00±0.20
	L1	0.0315±0.004	0.80±0.10
	у	0.004(MAX)	0.102(MAX)
	θ	0*-5*	0*-5*

(Optio	on 1)		
L	0.020±0.004	0.50±0.10	
(Option 2)			
1	0.024+0.004	0.60+0.10	



This page is left blank intentionally.



Ultra Low Power/Voltage CMOS SRAM 128K X 8 bit

BS62UV1024

■ FEATURES

Ultra low operation voltage: 1.8V ~ 3.6V

· Ultra low power consumption :

Vcc = 2.0V 15mA (Max.) write current

0.8mA (Max.) read current

0.01uA (Typ.) CMOS standby current

Vcc = 3.3V 20mA (Max.) write current 1mA (Max.) read current

0.02uA (Typ.) CMOS standby current

• High speed access time :

-15 150ns (Max.)

• Input levels are CMOS-compatible

Automatic power down when chip is deselected

Three state outputs

Fully static operation

Data retention supply voltage as low as 1.5V

• Easy expansion with CE2, CE1, and OE options

• All I/O pins are 3.3V tolerant

■ DESCRIPTION

The BS62UV1024 is a high performance, ultra low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits and operates from a ultra low range of 1.8V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.01uA and maximum access time of 150ns in 2V operation.

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.


The BS62UV1024 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62UV1024 is available in the JEDEC standard 32 pin 525mil Plastic SOP, 8mmx13.4mm STSOP, and 8mmx20mm TSOP.


■ PRODUCT FAMILY

PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	STANDBY (ICCSB1, Max)		Operating (Icc, Max)		PKG TYPE		
				Vcc= 3.3V	Vcc= 2.0V	Vcc= 3.3V	Vcc= 2.0V			
BS62UV1024SC	+0°C to +70°C	1.8V ~ 3.6V						SOP-32		
BS62UV1024TC			1.8V ~ 3.6V 15	V ~ 3.6V 150	0.5uA	0.3uA	20mA	15mA	TSOP-32	
BS62UV1024STC			1					STSOP-32		
BS62UV1024SI	-40°C to +85°C									SOP-32
BS62UV1024TI		1.8V ~ 3.6V	150	1.5uA	A 1uA	1uA 20mA	15mA	TSOP-32		
BS62UV1024STI								STSOP-32		

■ PIN CONFIGURATIONS



■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address input select one of the 131,072 x 8-bit words in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
DQ0 - DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE1	CE2	ŌĒ	I/O OPERATION	Vcc CURRENT	
Not selected	X	Н	Х	Х	Lliab 7		
(Power Down)	Х	Х	L	Х	High Z	CCSB, CCSB1	
Output Disabled	Н	L	Н	Н	High Z	I _{cc}	
Read	Н	L	Н	L	Dout	I _{cc}	
Write	L	L	Н	Х	DIN	I _{cc}	

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.0	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	PT Power Dissipation 1.0		w
lout	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	1.8V ~ 3.6V
Industrial	-40°C to +70°C	1.8V ~ 3.6V

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾			-0.5	-	0.3Vcc	٧
ViH	Guaranteed Input High Voltage ⁽²⁾			0.7Vcc		Vcc+0.2	>
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc			-	1	uA
lou	Output Leakage Current	Vcc = Max, CE1= V _{IH} , CE2= V _{IL} or OE = V _{IH} , V _{IO} = 0V to Vcc	,	-		1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 1mA		-	-	0.4	٧
Voн	Output High Voltage	Vcc = Min, IoH = -0.5mA		1.6	-	-	٧
lcc	Operating Power Supply	CE1 = V _{IL} , or CE2 = V _{IH} ,	Vcc=2.0V	-	-	15	A
	Current	$I_{DQ} = 0mA, F = Fmax^{(3)}$	Vcc=3.3V		-	20	mA
loop	Standby Power Supply	CE1 = V _H , or CE2 = V _L ,	Vcc=2.0V	-	-	0.5	A
ICCSB	Current	I _∞ = 0mA, F = Fmax ⁽³⁾	Vcc=3.3V		-	1	mA
lecon	Power Down Supply	CE1 ≥Vcc-0.2V, CE2≤0.2V,	Vcc=2.0V	-	0.01	0.3	
ICCSB1	Current	V _{IN} ≧Vcc-0.2V or V _{IN} ≦0.2V	Vcc=3.3V		0.02	0.5	uA


^{1.} Typical characteristics are at TA = 25°C.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2\text{V}, \text{CE2} \le 0.2\text{V}, \\ \text{VIN} \ge \text{Vcc} - 0.2\text{V or VIN} \le 0.2\text{V}$	1.5		1	>
I _{CCDR}	Data Retention Current	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2\text{V}, \text{CE2} \le 0.2\text{V}, \\ \text{VIN} \ge \text{Vcc} - 0.2\text{V or VIN} \le 0.2\text{V}$		0.01	0.2	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		-	ns
t _R	Operation Recovery Time	Coo resemble various	T _{RC} (2)	-	1	ns

^{1.} Vcc = 1.5V, T_A = + 25°C

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.


^{2.} t_{RC} = Read Cycle Time



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
$\times\!\!\times\!\!\times$	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE


■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			62UV102 TYP.	4-15 MAX.	UNIT
t _{avax}	t _{RC}	Read Cycle Time					ns
t _{avqv}	t _{AA}	Address Access Time		-		150	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time	Chip Select Access Time (CE1)			150	ns
t _{E2HOV}	t _{ACS2}	Chip Select Access Time (CE2)				150	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid				100	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z (CE1)		10			ns
t _{E2HOX}	t _{CLZ2}	Chip Select to Output Low Z (CE2)		10			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z		10			ns
t _{E1HQZ}	t _{CHZ1}	Chip Deselect to Output in High Z	Chip Deselect to Output in High Z (CE1)			40	ns
t _{E2HQZ}	t _{CHZ1}	Chip Deselect to Output in High Z (CE2)		0		40	
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z		0		35	ns
t _{axox}	t _{oH}	Output Disable to Output Address Change		10			ns

^{1.} Typical characteristics are at Vcc = 2.0V, T_A = 25°C.



■ SWITCHING WAVEFORMS (READ CYCLE)



- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE}}1 = \text{V}_{\text{IL}}$ and CE2= V_{IH.}
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- 4. OE = VIL .
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS MIN.	62UV102 TYP.		UNIT
t _{avax}	t _{wc}	Write Cycle Time	150			ns
t _{e1LWH}	t _{cw}	Chip Select to End of Write	150			ns
t _{avwL}	t _{AS}	Address Set up Time	0			ns
t _{avwh}	t _{AW}	Address Valid to End of Write	150			ns
t _{ww}	t _{wp}	Write Pulse Width	80			ns
t _{whax}	t _{wr1}	Write Recovery Time (CE1, WE) 0			ns
t _{E2LAX}	t _{wr2}	Write Recovery Time (CE2) 0			ns
t _{wLOZ}	t _{wrz}	Write to Output in High Z	-		40	ns
t _{own}	t _{DW}	Data to Write Time Overlap	50			ns
t _{whox}	t _{DH}	Data Hold from Write Time	0			ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z	0		40	ns
t _{whox}	t _{ow}	End of Write to Output Active	5			ns


^{1.} Typical characteristics are at Vcc = 2.0V, T_A = 25°C.

■ SWITCHING WAVEFORMS (WRITE CYCLE)






WRITE CYCLE2 (1,6)




- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. TWR is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. OE is continuously low (OE = V_{IL}).
- 7. Dou τ is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500 mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Towis measured from the later of CE1 going low or CE2 going high to the end of write.



■ ORDERING INFORMATION




■ PACKAGE DIMENSIONS



UNIT	INCH(BASE)	MM(REF.)		
Α	0.118(MAX)	2.997(MAX)		
A1	0.004(MIN)	0.102(MIN)		
A2	0.104±0.004	2.642±0.102		
ь	0.016(TYP)	0.406(TYP)		
С	0.008(TYP)	0.203(TYP)		
D	0.805±0.005	20.447±0.127		
Ε	0.445±0.005	11.303±0.127		
E1	0.556±0.012	14.122±0.305		
е	0.050(TYP)	1.270(TYP)		
L	0.031±0.008	0.787±0.203		
L1	0.055±0.008	1.397±0.203		
s	0.0275(TYP)	0.6985(TYP)		
у	0.004(MAX)	0.102(MAX)		
θ	0°-10°	0°-10°		




■ PACKAGE DIMENSIONS (continued)



STANBOL	INCH(BASE)	MM(REF.)
Α	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
ь	0.008(TYP)	0.20(TYP)
С	0.006(TYP)	0.15(TYP)
DЬ	0.465±0.004	11.80±0.10
Ε	0.315±0.004	8.00±0.10
е	0.020(TYP)	0.50(TYP)
D	0.528±0.008	13.40±0.20
L	0.020±0.004	0.50±0.10
L1	0.0315±0.004	0.80±0.10
у	0.004(MAX)	0.102(MAX)
θ	0*-5*	0°-5°

STSOP-32



SYMBOL	INCH(BASE)	MM(REF.)
Α	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
ь	0.008(TYP)	0.20(TYP)
С	0.006(TYP)	0.15(TYP)
Db	0.724±0.004	18.40±0.10
Ε	0.315±0.004	8.00±0.10
e	0.020(TYP)	0.50(TYP)
D	0.787±0.008	20.00±0.20
L1	0.0315±0.004	0.80±0.10
у	0.004(MAX)	0.102(MAX)
θ	0*-5*	0*-5*
(Optio	on 1)	
Opiic	,,,,	

(Option 1)						
L	0.020±0.004	0.50±0.10				
(Option 2)						
L	0.024±0.004	0.60±0.10				

TSOP-32



This page is left blank intentionally.



Very Low Power/Voltage CMOS SRAM 128K X 8 bit

BS62LV1024

■ FEATURES

Wide Vcc operation voltage: 2.4V ~ 5.5V

· Very low power consumption :

Vcc = 3.0V 20mA (Max.) write current 1mA (Max.) read current

0.02uA (Typ.) CMOS standby current

Vcc = 5.0V 45mA (Max.) write current 2mA (Max.) read current

0.6uA (Typ.) CMOS standby current

High speed access time :
 -70 70ns (Max.)

· Input levels are CMOS-compatible

Automatic power down when chip is deselected

· Three state outputs

Fully static operation

Data retention supply voltage as low as 1.5V

• Easy expansion with CE2, CE1, and OE options

· All I/O pins are 5V tolerant

■ DESCRIPTION

The BS62LV1024 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.02uA and maximum access time of 70ns in 3V operation.

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.


The BS62LV1024 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV1024 is available in the JEDEC standard 32 pin 525mil Plastic SOP, 8mmx13.4mm STSOP, and 8mmx20mm TSOP.


■ PRODUCT FAMILY

				POWER DISSIPATION									
PRODUCT FAMILY	OPERATING	Vcc		STANDBY (ICCSB1, Max)		Operating (Icc, Max)		PKG TYPE					
PAMILY	TEMPERATURE	RANGE	(ns)	Vcc= 5.0V	Vcc= 3.0V	Vcc= 5.0V	Vcc= 3.0V						
BS62LV1024SC								SOP-32					
BS62LV1024TC	+0°C to +70°C	2.4V ~ 5.5V	2.4V ~ 5.5V	2.4V ~ 5.5V	2.4V ~ 5.5V	2.4V ~ 5.5V	2.4V ~ 5.5V	70	3.0uA	0.5uA	45mA	20mA	TSOP-32
BS62LV1024STC		1						STSOP-32					
BS62LV1024SI								SOP-32					
BS62LV1024TI	-40°C to +85°C	2.4V ~ 5.5V	2.4V ~ 5.5V	2.4V ~ 5.5V	C 2.4V ~ 5.5V	70	70 5.0uA	1.5uA	.5uA 45mA	20mA	TSOP-32		
BS62LV1024STI								STSOP-32					

■ PIN CONFIGURATIONS



■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address input select one of the 131,072 x 8-bit words in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.
DQ0 – DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE1	CE2	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	Х	Lliah 7	1 1
(Power Down)	Х	Х	L	Х	High Z	ICCSB, ICCSB1
Output Disabled	Н	L	Н	Н	High Z	I _{cc}
Read	Н	L	Н	L	Dout	I _{cc}
Write	L	L	Н	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.0	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	w
lout	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0°C to +70°C	2.4V ~ 5.5V
Industrial	-40°C to +70°C	2.4V ~ 5.5V

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾			-0.5	-	0.3Vcc	٧
ViH	Guaranteed Input High Voltage ⁽²⁾			0.7Vcc	1	Vcc+0.2	>
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		-	-	1	uA
lor	Output Leakage Current	Vcc = Max, CE1= V _{IH} , CE2= V _{IL} or OE = V _{IH} , V _{IO} = 0V to Vcc	,		1	1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA			-	0.4	٧
Voн	Output High Voltage	Vcc = Min, IoH = -1mA		2.4	-	-	٧
lcc	Operating Power Supply	CE1 = V _{IL} , or CE2 = V _{IH} ,	Vcc=3.0V	-	-	20	A
	Current	$I_{DQ} = 0mA, F = Fmax^{(3)}$	Vcc=5.0V	-	-	45	mA
loop	Standby Power Supply	CE1 = V _H , or CE2 = V _L ,	Vcc=3.0V	-	-	1	A
ICCSB	Current	I _∞ = 0mA, F = Fmax ⁽³⁾	Vcc=5.0V		-	2	mA
loony	Power Down Supply	CE1 ≥ Vcc-0.2V, CE2 ≤ 0.2V,	Vcc=3.0V		0.02	0.5	
IccsB1	Current	V _{IN} ≧Vcc-0.2V or V _{IN} ≦0.2V	Vcc=5.0V		0.6	3	uA


- 1. Typical characteristics are at TA = 25°C.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- 3. Fmax = $1/t_{RC}$.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2\text{V}, \text{CE2} \le 0.2\text{V}, \\ \text{VIN} \ge \text{Vcc} - 0.2\text{V} \text{ or VIN} \le 0.2\text{V}$	1.5	-	ı	>
I _{CCDR}	Data Retention Current	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2\text{V}, \text{CE2} \le 0.2\text{V}, \\ \text{VIN} \ge \text{Vcc} - 0.2\text{V} \text{ or VIN} \le 0.2\text{V}$	-	0.02	0.3	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		•	ns
t _R	Operation Recovery Time	- Coo recension viavolenni	T _{RC} (2)	-	-	ns

- 1. Vcc = 1.5V, T_A = + 25°C
- 2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)






■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\Longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE


■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		BS(MIN.	62LV102 TYP.	4-70 MAX.	UNIT
t _{avax}	t _{rc}	Read Cycle Time		70			ns
t _{avqv}	t _{AA}	Address Access Time				70	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time	(CE1)	-		70	ns
t _{E2HOV}	t _{ACS2}	Chip Select Access Time	(CE2)			70	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid				50	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z	(CE1)	10			ns
t _{E2HOX}	t _{CLZ2}	Chip Select to Output Low Z	(CE2)	10			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output in Low Z		10			ns
t _{E1HQZ}	t _{CHZ1}	Chip Deselect to Output in High Z	(CE1)	0		40	ns
t _{E2HQZ}	t _{cHZ1}	Chip Deselect to Output in High Z	(CE2)	0		40	
t _{GHQZ}	t _{onz}	Output Disable to Output in High Z		0		35	ns
t _{axox}	t _{oh}	Output Disable to Output Address Change		10			ns

^{1.} Typical characteristics are at Vcc = 3.3V, T_A = 25°C.



■ SWITCHING WAVEFORMS (READ CYCLE)



- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE1}}$ = V_{IL} and CE2= V_{IH}.
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- 4. OE = VIL
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (over the operating range) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS MIN.	62LV102 TYP.		UNIT
t _{avax}	t _{wc}	Write Cycle Time	70			ns
t _{e1LWH}	t _{cw}	Chip Select to End of Write	70	-		ns
t _{AVWL}	t _{AS}	Address Set up Time	0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write	70			ns
t _{wlwh}	t _{wp}	Write Pulse Width	50			ns
t _{whax}	t _{wr1}	Write Recovery Time (CE1, WE) 0			ns
t _{E2LAX}	t _{wr2}	Write Recovery Time (CE2) 0			ns
t _{wLOZ}	t _{wrz}	Write to Output in High Z	0		30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	30	-		ns
t _{whox}	t _{DH}	Data Hold from Write Time	0			ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z	0		30	ns
t _{whox}	t _{ow}	End of Write to Output Active	5			ns


^{1.} Typical characteristics are at Vcc = 3.3V, T_A = 25°C.

■ SWITCHING WAVEFORMS (WRITE CYCLE)






WRITE CYCLE2 (1,6)




- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. TWR is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. OE is continuously low (OE = V_{IL}).
- 8. Dout is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500 mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Towis measured from the later of CE1 going low or CE2 going high to the end of write.



■ ORDERING INFORMATION




■ PACKAGE DIMENSIONS



UNIT	INCH(BASE)	MM(REF.)
Α	0.118(MAX)	2.997(MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.104±0.004	2.642±0.102
ь	0.016(TYP)	0.406(TYP)
С	0.008(TYP)	0.203(TYP)
D	0.805±0.005	20.447±0.127
Ε	0.445±0.005	11.303±0.127
E1	0.556±0.012	14.122±0.305
е	0.050(TYP)	1.270(TYP)
L	0.031±0.008	0.787±0.203
L1	0.055±0.008	1.397±0.203
s	0.0275(TYP)	0.6985(TYP)
у	0.004(MAX)	0.102(MAX)
θ	0°-10°	0°-10°




■ PACKAGE DIMENSIONS (continued)



SYMBOL	INCH(BASE)	MM(REF.)
A	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
ь	0.008(TYP)	0.20(TYP)
С	0.006(TYP)	0.15(TYP)
DЬ	0.465±0.004	11.80±0.10
E	0.315±0.004	8.00±0.10
е	0.020(TYP)	0.50(TYP)
D	0.528±0.008	13.40±0.20
L	0.020±0.004	0.50±0.10
L1	0.0315±0.004	0.80±0.10
У	0.004(MAX)	0.102(MAX)
θ	0*-5*	0°-5°

STSOP-32



SYMBOL	INCH(BASE)	MM(REF.)
Α	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
ь	0.008(TYP)	0.20(TYP)
С	0.006(TYP)	0.15(TYP)
Db	0.724±0.004	18.40±0.10
Ε	0.315±0.004	8.00±0.10
е	0.020(TYP)	0.50(TYP)
D	0.787±0.008	20.00±0.20
L1	0.0315±0.004	0.80±0.10
у	0.004(MAX)	0.102(MAX)
θ	0*-5*	0*-5*
(Optio	on 1)	
L	0.020±0.004	0.50±0.10

0.024±0.004 0.60±0.10

(Option 2)

TSOP-32



This page is left blank intentionally.