# **Fault Simulation**

Simulating Fault with Several Applications

Mohammad Hashemi Univercity of Tehran Tehran, Islamic Republic of Iran md.hashemi@ut.ac.ir

Abstract—This electronic document is a report of fault simulation homework of test and testability course. In this paper we try to report the result of fault simulation with Verilog and Atalanta and Hope applications.

Atalanta, Fault Collapsing, Fault Coverage, Fault injection, Fault Simulation, Hope

## I. INTRODUCTION

This paper tries to test a processor c6288. In this paper we showed the result of testing c6288 with serial inputs. At first we use Atalanta Application to make circuit pattern then apply tests to this pattern and compare the fault coverage. Main topics of this paper are: (1) Use Atalanta as simulation application to achieve circuit pattern and fault coverage, (2) Use hope application to achieve fault coverage, and (3) Use Verilog to apply serial inputs to the circuit of c6288 and simulate the faulty and golden circuit with fault collapsing and fault injection PLIs.

#### II. ATALANTA SIMULATION

### A. Apply our bench file for making circuit pattern

First, we apply our c6288.bench file to Atalanta application with the command below:

Atalanta-M -t c6288.pat -W 1 c6288.bench

The output is our c6288.pat that is our circuit pattern.

#### B. Apply the rest of commands in Atalanta

We apply rest of commands base on Atalanta commands pdf file and receive c6288.msk c6288.flt c6288.rep c6288.ut files. Our c6288.pat file that created here will be use in the following processes.

We can see in our c6288.rep file the results of simulation and as we see we have 6508 faults total that 6479 of them are detected and 29 of them are still undetected (as we see in Fig.1) and if we calculate the coverage we can see the coverage amount is:

6479 / 6508 \* 100% = 0.995543945912722802704363

```
1 gates: 2922

2 iv: 32

3 ov: 32

4 i_patterns: 87

5 patterns: 54

6 faults: 6508

7 d_faults: 6479

8 r_faults: 29

9 time: 0.093
```

Fig.1 Atalanta Simulation Results

#### III. HOPE SIMULATION

Before using Hope application we have to use Atalanta application to create our circuit pattern then change every columns of our pattern by adding column number + : at the beginning of every column then change the file extension to .test.

After that we apply our pattern and bench file to Hope application with command below:

```
Hope –t c6288.test c6288.bench
```

The result is in Fig.2. As we see we have 99.554% coverage and 32 inputs and 32 outputs 6508 collapsed fault. As we see 6479 faults detected and only 29 faults remain undetected.

```
\Users\Mamad\HW#3\hope>hope -t c432.test c6288.bench
                             Welcome to HOPE (version 2.0)
             Dong S. Ha (ha@ut.edu)
Web: http://www.ee.∪t.edu/ha
Virginia Polytechnic Institute & State University
          SUMMARY OF SIMULATION RESULTS
 Circuit structure
Name of circuit
                                                                      c6288.bench
 Number of primary inputs
Number of primary outputs
Number of flip-flops
                                                                      32
32
                                                                      0
2922
109
 Number of gates
Level of the circuit
 Simulator input parameters
Simulation mode
                                                                   : file (c432.test)
 Number of test patterns applied
Fault coverage
Number of collapsed faults
Number of detected faults
                                                                      55
99.554 %
                                                                       6508
 Number of undetected faults
                                                                    : 8810 Kbytes
 Memory used
 CPU time
Initialization
                                                                       2548998.167 secs
 Fault simulation
Total
                                                                      0.000 secs
2548998.167 secs
```

Fig.2 Hope application fault simulation results

# IV. VERILOG SIMULATION

After simulating our circuit bench with Atalanta and Hope applications we go throw Verilog simulation. In this phase we need two PLIs. First faultcollapsing.dll that include \$FaultCollapsing command which can collapse our faults because many of our faults can be masked by our faults or may not propagate to outputs. Second PLI is faultinjection.dll that include \$InjectFault command which apply a fault to our circuit and \$RemoveFault command which remove our injected fault. We need to make a fault directory that include single stack at faults of all circuit wires and gates inputs and outputs and also a dictionary of fault syndromes.

We need to write a test bench that automatically apply or vector with serial method. As we know we have ( $2^{32} = 4294967296$ ) vectors! It takes huge time to apply it as serial. Our PC spends about 8 hours to apply this vector and then makes a fault dictionary of 6479 faults with fault coverage 99.5544% (Fig.3). We can see the difference between golden model circuit and faulty model circuit outputs as waveform in Fig.4.



Fig.3 fault dictionary and coverage




Fig.4 output waveform

### REFERENCES

- 1] Professor Zain Navabi labratories matherials
- [2] Atalanta application propasal
- [3] Hope read-me text
- [4] Lecutres and slides of Zain Navabi Test and Testability Course