

October 1987 Revised January 2004

### CD4020BC • CD4040BC • CD4060BC

- 14-Stage Ripple Carry Binary Counters •
- 12-Stage Ripple Carry Binary Counters •
- 14-Stage Ripple Carry Binary Counters

### **General Description**

The CD4020BC, CD4060BC are 14-stage ripple carry binary counters, and the CD4040BC is a 12-stage ripple carry binary counter. The counters are advanced one count on the negative transition of each clock pulse. The counters are reset to the zero state by a logical "1" at the reset input independent of clock.

### **Features**

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- Medium speed operation: 8 MHz typ. at  $V_{DD} = 10V$
- Schmitt trigger clock input


### **Ordering Code:**

Order Number	Package Number	Package Description			
CD4020BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
CD4020BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
CD4040BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
CD4040BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
CD4060BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
CD4060BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


### **Connection Diagrams**

Pin Assignments for DIP and SOIC CD4020BC



## Pin Assignments for DIP and SOIC CD4040BC





### Absolute Maximum Ratings(Note 1)

(Note 2)

Package Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

### DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	–55°C		+25°C			+125°C		Units
Syllibol		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		5			5		150	
		$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		10			10		300	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		20			20		600	
V <sub>OL</sub>	LOW Level Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V <sub>OH</sub>	HIGH Level Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
V <sub>IL</sub>	LOW Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2	1.5		1.5	
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$		4.0		6	4.0		4.0	
V <sub>IH</sub>	HIGH Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	3		3.5		
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	9		11.0		
I <sub>OL</sub>	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	(Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I <sub>OH</sub>	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	(Note 3)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.1		1.0	μΑ

Note 3: Data does not apply to oscillator points  $\phi_0$  and  $\overline{\phi_0}$  of CD4060BC.  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.

 $\begin{tabular}{lll} \textbf{AC Electrical Characteristics} & (Note 4) \\ \textbf{CD4020BC}, \textbf{CD4040BC T}_A = 25^{\circ}\textbf{C}, \textbf{C}_L = 50 \ pF, \textbf{R}_L = 200k, t_r = t_f = 20 \ ns, unless otherwise noted \\ \end{tabular}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL1</sub> , t <sub>PLH1</sub>	Propagation Delay Time to Q <sub>1</sub>	$V_{DD} = 5V$		250	550	
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		75	150	
t <sub>PHL</sub> , t <sub>PLH</sub>	Interstage Propagation Delay Time	$V_{DD} = 5V$		150	330	
	from $Q_n$ to $Q_{n+1}$	$V_{DD} = 10V$		60	125	ns
		$V_{DD} = 15V$		45	90	
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$		100	200	
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	
t <sub>WL</sub> , t <sub>WH</sub>	Minimum Clock Pulse Width	$V_{DD} = 5V$		125	335	
		$V_{DD} = 10V$		50	125	ns
		$V_{DD} = 15V$		40	100	
t <sub>rCL</sub> , t <sub>fCL</sub>	Maximum Clock Rise and Fall Time	$V_{DD} = 5V$			No Limit	
		V <sub>DD</sub> = 10V			No Limit	ns
		$V_{DD} = 15V$			No Limit	
f <sub>CL</sub>	Maximum Clock Frequency	$V_{DD} = 5V$	1.5	4		
		$V_{DD} = 10V$	4	10		MHz
		$V_{DD} = 15V$	5	12		
t <sub>PHL(R)</sub>	Reset Propagation Delay	$V_{DD} = 5V$		200	450	
		V <sub>DD</sub> = 10V		100	210	ns
		$V_{DD} = 15V$		80	170	
t <sub>WH(R)</sub>	Minimum Reset Pulse Width	$V_{DD} = 5V$		200	450	
		$V_{DD} = 10V$		100	210	ns
		$V_{DD} = 15V$		80	170	
C <sub>IN</sub>	Average Input Capacitance	Any Input		5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance			50		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.

# CD4020BC • CD4040BC • CD4060BC

### AC Electrical Characteristics (Note 5)

CD4060BC T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200k,  $t_{\rm f}$  =  $t_{\rm f}$  = 20 ns, unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL4</sub> , t <sub>PLH4</sub>	Propagation Delay Time to Q <sub>4</sub>	$V_{DD} = 5V$		550	1300	
		$V_{DD} = 10V$		250	525	ns
		$V_{DD} = 15V$		200	400	
t <sub>PHL</sub> , t <sub>PLH</sub>	Interstage Propagation Delay Time	$V_{DD} = 5V$		150	330	
	from Q <sub>n</sub> to Q <sub>n+1</sub>	V <sub>DD</sub> = 10V		60	125	ns
		$V_{DD} = 15V$		45	90	
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$		100	200	
		V <sub>DD</sub> = 10V		50	100	ns
		$V_{DD} = 15V$		40	80	
t <sub>WL</sub> , t <sub>WH</sub>	Minimum Clock Pulse Width	$V_{DD} = 5V$		170	500	
		V <sub>DD</sub> = 10V		65	170	ns
		$V_{DD} = 15V$		50	125	
t <sub>rCL</sub> , t <sub>fCL</sub>	Maximum Clock Rise and Fall Time	$V_{DD} = 5V$			No Limit	
		V <sub>DD</sub> = 10V			No Limit	ns
		$V_{DD} = 15V$			No Limit	
f <sub>CL</sub>	Maximum Clock Frequency	$V_{DD} = 5V$	1	3		
		V <sub>DD</sub> = 10V	3	8		MHz
		$V_{DD} = 15V$	4	10		
t <sub>PHL(R)</sub>	Reset Propagation Delay	$V_{DD} = 5V$		200	450	
		V <sub>DD</sub> = 10V		100	210	ns
		$V_{DD} = 15V$		80	170	
t <sub>WH(R)</sub>	Minimum Reset Pulse Width	$V_{DD} = 5V$		200	450	
		V <sub>DD</sub> = 10V		100	210	ns
		V <sub>DD</sub> = 15V		80	170	
C <sub>IN</sub>	Average Input Capacitance	Any Input		5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance			50		pF


Note 5: AC Parameters are guaranteed by DC correlated testing.


### RC Oscillator Notes:


- 1.  $R_2 = 2 R_1 \text{ to } 10 R_1$
- 2. RC Oscillator applications are not recommended at supply voltages below 7.0V for  $R_1 < 50 \ k\Omega$

3. 
$$f \approx \frac{1}{2.2 R_1 C_X}$$
 at  $V_{CC} = 10V$ 










16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com