

October 2005

# **BSS138**


# N-Channel Logic Level Enhancement Mode Field Effect Transistor


## **General Description**

These N-Channel enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. These products have been designed to minimize on-state resistance while provide rugged, reliable, and fast switching performance. These products are particularly suited for low voltage, low current applications such as small servo motor control, power MOSFET gate drivers, and other switching applications.

## **Features**

- 0.22 A, 50 V.  $R_{DS(ON)}$  = 3.5 $\Omega$  @  $V_{GS}$  = 10 V  $R_{DS(ON)}$  = 6.0 $\Omega$  @  $V_{GS}$  = 4.5 V
- High density cell design for extremely low R<sub>DS(ON)</sub>
- · Rugged and Reliable
- Compact industry standard SOT-23 surface mount package





# Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	50	V
V <sub>GSS</sub>	Gate-Source Voltage	±20	V
ID	Drain Current - Continuous (Note 1)	0.22	A
	- Pulsed	0.88	
P <sub>D</sub>	Maximum Power Dissipation (Note 1)	0.36	W
	Derate Above 25°C	2.8	mW/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C
TL	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds	300	°C

# **Thermal Characteristics**

R <sub>BJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1)	350	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
SS	BSS138	7"	8mm	3000 units

▼2005 Fairchild Semiconductor Corporation

Symbol	Parameter	Test (	Conditions	Min	Тур	Max	Units
Off Char	acteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V,	I <sub>D</sub> = 250 ∞A	50			٧
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 ∞A,Re	eferenced to 25°C		72		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	pe Drain Current V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V				0.5	κA
	84	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V T <sub>J</sub> = 125°C				5	αA
		V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V				100	nA
I <sub>GSS</sub>	Gate-Body Leakage.	V <sub>GS</sub> = ±20 V,	V <sub>DS</sub> = 0 V			±100	nA
On Char	acteristics (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> ,	I <sub>D</sub> = 1 mA	0.8	1.3	1.5	V
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 1 mA,Refe	erenced to 25°C		-2		mV/°(
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	V <sub>GS</sub> = 10 V, V <sub>GS</sub> = 4.5 V, V <sub>GS</sub> = 10 V, I <sub>D</sub>			0.7 1.0 1.1	3.5 6.0 5.8	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = 10 V,		0.2			Α
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 10V,	$I_D = 0.22 A$	0.12	0.5		S
Dynamic	Characteristics					-	
Ciss	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,			27		pF
Coss	Output Capacitance	f = 1.0 MHz	7 63 - 7,		13		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1			6		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV,	f = 1.0 MHz		9		Ω
Switchin	g Characteristics (Note 2)	1					5
$t_{d(on)}$	Turn-On Delay Time	V <sub>DD</sub> = 30 V,	I <sub>D</sub> = 0.29 A,		2.5	5	ns
t <sub>r</sub>	Turn-On Rise Time	V <sub>GS</sub> = 10 V,			9	18	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1			20	36	ns
t <sub>f</sub>	Turn-Off Fall Time	1			7	14	ns
Qg	Total Gate Charge	V <sub>DS</sub> = 25 V,	I <sub>D</sub> = 0.22 A,		1.7	2.4	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = 10 V	20		0.1		nC
Q <sub>gd</sub>	Gate-Drain Charge	7 1			0.4		nC
Drain-So	ource Diode Characteristics	and Maximu	ım Ratings				
Is	Maximum Continuous Drain-Source					0.22	Α
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	V <sub>GS</sub> = 0 V,	I <sub>S</sub> = 0.44 A(Note 2)		0.8	1.4	V

### Notes:

 R<sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>BJC</sub> is guaranteed by design while R<sub>BCA</sub> is determined by the user's board design.



a) 350°C/W when mounted on a minimum pad..

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300 cs, Duty Cycle ≤ 2.0%

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.



19/10/2023, 21:48 PDF.js viewer

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ PowerSaver™ SuperSOT™-6 FAST<sup>®</sup> ISOPLANAR™ ActiveArray™ PowerTrench® SuperSOT™-8 FASTr™ LittleFET™ QFET® Bottomless™ FPS™ MICROCOUPLER™ SyncFET™ TinyLogic<sup>®</sup> QS<sup>TM</sup> Build it Now™ FRFET™ MicroFET™ CoolFET™ MicroPak™ QT Optoelectronics™ TINYOPTO™ GlobalOptoisolator™ CROSSVOLT™ GTO™ MICROWIRE™ Quiet Series™ TruTranslation™ DOME™. HiSeC™ MSX<sup>TM</sup> RapidConfigure<sup>™</sup> UHC™ UltraFET<sup>®</sup> EcoSPARK™ I2CTM MSXPro™ RapidConnect<sup>™</sup> i-Lo™ μSerDes™ E2CMOS™ OCX™ UniFET™ EnSigna™ OCXPro™ ScalarPump™ **VCX**<sup>TM</sup> ImpliedDisconnect™ SILENT SWITCHER® FACT™ OPTOLOGIC® Wire™ IntelliMAX™ OPTOPLANAR™ SMART START™ FACT Quiet Series™ SPM™ PACMAN™ Across the board. Around the world.™ POP™ Stealth™ The Power Franchise® Power247™ SuperFET™ Programmable Active Droop™ SuperSOT™-3 PowerEdge™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTENAPPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

## Definition of Terms

Datasheet Identification	Product Status	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Advance Information	Formative or In Design				
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only			

Rev. 117