
Digital Logic Systems— Synchronous Sequential Logic- II

Assist. Prof. Özge ÖZTİMUR KARADAĞ ALKÜ

Block Diagram of Sequential Circuit




Memory Elements

- Store binary data.
- This data is referred as the current state of the flip-flop.

Sequential Circuit

- Determines the output using input and the current state.
- Input and the current state determine the next state.

Synchronous Sequential Circuit




Flip-Flops

- A flip-flop can hold its state until an input signal is asserted to change its state.
- Types of Flip-flops vary:
 - By the number of input signals.
 - How the inputs effect the binary state of the flip-flop.

A Simple Flip-flop Circuit


х	у	x NOR y
0	0	1
0	1	0
1	0	0
1	1	0



Q state of the flip-flop, Q' complement of Q. Q=1, Q'=0 set Q=0, Q'=1 reset

Flip-Flop with NAND Gates


Х	у	x NAND y
0	0	1
0	1	1
1	0	1
1	1	0



S	R	Q	Q'	
1	0	0	1	
1	1	0	1	(after $S = 1, R = 0$)
0	1	1	0	
1	1	1	0	(after $S = 0, R = 1$)
0	0	1	1	(forbidden)

(b) Function table


RS Flip-Flop



Characteristic Equation

Q	S	R	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Indetermined
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Indetermined

Characteristic Table




En	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	Q = 0; reset state
1	1	0	Q = 1; set state
1	1	1	Indeterminate

(b) Function table


D Flip-Flop

Q	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1



Characteristic Table

Q(t+1)=D Characteristic Equation





En D	Next state of Q
0 X 1 0 1 1	No change $Q = 0$; reset state $Q = 1$; set state


(a) Logic diagram

(b) Function table

J-K Flip-Flop








(b) Graphic symbol


Q	J	K	Q(t+1)
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Characteristic Table


T Flip-Flop




Q	T	Q(t+1)	
0	0		
0	1		
1	0		
1	1		
Characteristic Table			



Graphical Symbols of Flip-Flops



Graphical Representation of Edge Triggered D Flip-Flops




Flip-Flop Characteristic Tables

JK	<i>JK</i> Flip-Flop				
J	K	Q(t + 1)	l)		
0	0	Q(t)	No change		
0	1	0	Reset		
1	0	1	Set		
1	1	Q'(t)	Complement		

D	D Flip-Flop		T Flip-Flop		
D	D Q(t + 1)		Q(t + 1)		
0	0 Reset	0	Q(t) No change		
1	1 Set	1	Q(t) No change $Q'(t)$ Complement		

Flip-Flop and Clock Signal


- If flip-flops respond to a level of clock, indetermined conditions may arise.
 - If the flip-flop outputs change while the output of the combinational circuit which are fed as input to flip flops then indetermined condition arises.
 - Solution: Flip-flops respond to clock transitions..



Analysis of Clocked Sequential Circuits

- Analysis describes what a given circuit will do under certain operating conditions.
- Obtain a table or a diagram for the time sequence of inputs, outputs and internal states.
- An algebraic representation for specifying the next-state condition in terms of the present state and inputs.
- State Equations: specifies the next state as a function of the present state and inputs.

Example of a Sequential Circuit



State Equations?

$$A(t+1) = Ax + Bx$$

$$B(t+1) = A'x$$

$$y = (A+B)x'$$

• State Table?

State Table- 1

$$A(t+1) = Ax + Bx$$

$$B(t+1) = A'x$$

$$y = (A+B)x'$$

Present State		Input		ext ate	Output
Α	В	X	Α	В	У
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

	Present State Input			ext ate	Output	
A	В	x	A	В	y	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	0	1	
0	1	1	1	1	0	
1	0	0	0	0	1	
1	0	1	1	0	0	
1	1	0	0	0	1	
1	1	1	1	0	0	


State Table- 2

Present			Next	State	Output		
	ate	x = 0		x = 1		x = 0	x = 1
A	В	A	В	A	В	у	у
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

State Diagram

- How many states ?
- How to represent transitions between states?

Pro	Present		Next	State	Output		
	ate	x = 0		x = 0 $x = 1$		x = 0	x = 1
A	В	A	В	A	В	у	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0




Flip-Flop Input Equations

• What is the input equation for a D flip-flop which comes from an output of an OR gate with inputs x and y?


•
$$D_Q = x + y$$


Analysis with D Flip-Flop



Present State	Inp	Next State	
Α	X	У	А
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Analysis with JK Flip-Flop





$K_B = A xor x$ $K_A = x'B$

• State Table

	sent ate	Input	Ne	Next State		Flip-F	lop In	outs
А	В	X	Α	В	J _A	K _A	J _B	K _B
0	0	0						
0	0	1						
0	1	0						
0	1	1						
1	0	0						
1	0	1						
1	1	0						
1	1	1						


	sent ate	Input	Next State		Flip-Flo		op Inpu	ts
Α	В	X	Α	В	J _A	K_A	J _B	K _B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

Present State		Input		Next State		Flip-	Flop	
Α	В	x	Α	В	JA	K _A	J _B	K
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	O	0	1
1	0	0	1	1	0	O	1	1
1	0	1	1	0	0	O	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	O	0	0


Analysis with JK Flip-Flop..


- State Diagram
 - From state diagram to state table

Present State		Next Input State				Flip-Flo Input		
Α	В	x	Α	В	JA	K _A	J _B	K
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0



Analysis with T Flip-Flop







• State Table

	t State		Next		Output	TA	ТВ
Α	В	Х	Α	В	У		
0	0	0					
0	0	1					
0	1	0					
0	1	1					
1	0	0					
1	0	1					
1	1	0					
1	1	1					

	resent State Input			ext ate	Output	
A	В	x	Α	В	У	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	1	0	0	
1	0	1	1	1	0	
1	1	0	1	1	1	
1	1	1	0	0	1	

Mealy and Moore Models





- Questions ?
- Comments ?

References

• Morris Mano, Digital Design