Operating Systems Lecture 3

Context Switch

Prof. Mengwei Xu

Recap of Last Course



BIOS	Bootloader				
Firmware, comes with HW	Software, comes with (or part of) OS				
The first software that runs since power on	The first user-defined or user-changeable software that runs since power on				
Usually stored on ROM and not changeable	Stored with OS (hard disk, USB, etc)				


Recap of Last Course



• An executable mainly consists of bss, data, and code regions.

- Remember: this memory address is NOT physical!
 - Will learn how it's translated into physical address later.

High address (0xffff..)




Low address (0x0000..)

9/14/25 Mengwei Xu @ BUPT

Recap of Last Course



• What does a stack store



Dual Mode




- Hardware-assisted isolation and protection
 - User mode (用户态) vs. kernel mode (内核态)
 - Teachers & TAs are in ?? mode, while students are in ?? mode

- What hardware needs to provide?
 - Privileged instructions (特权指令)
 - Memory protection
 - Timer interrupts
 - Safe mode transfer (this course)

Concepts



- user/app code vs. user/app process vs. user mode
- OS code vs. system process vs. kernel mode



Some Interesting Questions



- Does user code always run in user process?
- Does user code always run in user mode?
- Does OS code always run in system process?
- Does OS code always run in kernel mode?
- How does code/CPU know if it's in user or kernel mode?

Some Interesting Questions



- Does user code always run in user process?
 - Yes. Third-party drivers?
- Does user code always run in user mode?
 - Mostly, except eBPF
- Does OS code always run in system process?
 - No. Interrupt handler
- Does OS code always run in kernel mode?
 - No. Shells, UI components, etc..
- How does code/CPU know if it's in user or kernel mode?
 - Last 2 bits in cs segment selector

```
Process
          execve()
               Syscall
Linux
                              Tebpf
             Scheduler
    syscall__ret_execve(struct pt_regs *ctx)
        struct comm_event event = {
                 .pid = bpf_get_current_pid_tgid() >> 32,
                 .type = TYPE_RETURN,
        bpf_get_current_comm(&event.comm, sizeof(event.comm));
        comm_events.perf_submit(ctx, &event, sizeof(event));
        return 0;
```

Goals for Today



- User-kernel mode switch types
 - Exceptions, interrupts, and system calls
- An x86 example of mode transfer

Goals for Today



- User-kernel mode switch types
 - Exceptions, interrupts, and system calls
- An x86 example of mode transfer

User-to-kernel Mode Switch



- Exceptions (异常)
 - When the processor encounters unexpected condition.
 - Illegal memory access, divide-by-zero, perform privileged instructions, etc..
- Interrupts (中断)
 - Asynchronous (异步) signal to the processor that some external event has occurred that may require its attention.
 - Timer interrupts, I/O requests such as mouse movement/clicks, etc..
- System calls (系统调用, trap)
 - User processes request the kernel do some operation on the user's behalf.
 - R/W files, create new processes, network connections, etc..

User-to-kernel Mode Switch




- What types of user-to-kernel switch are they (if any)?
 - Inter-processor interrupt (IPI)
 - Invalid opcode
 - Segmentation fault
 - Network card interrupt
 - Divide-by-zero in Python/Java

Interrupt Vector Table



- Interrupt vector table (中断向量表) stores the entries of different handlers for exceptions, interrupts, and traps in real mode.
 - A special register that points to a vector in kernel memory, where each entry points to the first instruction of a different handler procedure in the kernel.



Interrupt Vector Table



- Interrupt vector table (中断向量表) stores the entries of different handlers for exceptions, interrupts, and traps in real mode.
 - In x86, there are 256 entries in total. Each takes 4 bytes.

CPU Interrupt Layout

```
IVT Offset | INT #
                            Description
                            Divide by 0
0x0000
              0x00
                            Reserved
              0x01
0 \times 0004
0x0008
              0x02
                            NMI Interrupt
                            Breakpoint (INT3)
0x000C
              0x03
                            Overflow (INTO)
0x0010
              0 \times 04
0 \times 0014
              0x05
                            Bounds range exceeded (BOUND)
0 \times 0018
              0x06
                            Invalid opcode (UD2)
                            Device not available (WAIT/FWAIT)
0x001C
              0x07
0x0020
              0x08
                            Double fault
0 \times 0024
              0x09
                            Coprocessor segment overrun
0x0028
              0x0A
                            Invalid TSS
0x002C
              0x0B
                            Segment not present
0 \times 0030
              0x0C
                            Stack-segment fault
0 \times 0034
              0x0D
                            General protection fault
0x0038
              0x0E
                            Page fault
0x003C
              0x0F
                            Reserved
0 \times 0040
              0x10
                            x87 FPU error
0 \times 0044
              0x11
                            Alignment check
0 \times 0048
              0x12
                            Machine check
              0x13
0x004C
                            SIMD Floating-Point Exception
0x00x
              0x14 - 0x1F
                            Reserved
0x0xxx
              0x20-0xFF
                            User definable
```

```
// Trap numbers
// These are processor defined:
#define T DIVIDE
                            // divide error
#define T DEBUG
                            // debug exception
#define T NMI
                            // non-maskable interrupt
#define T BRKPT
                            // breakpoint
#define T OFLOW
                            // overflow
#define T BOUND
                            // bounds check
#define T ILLOP
                            // illegal opcode
#define T DEVICE
                            // device not available
#define T_DBLFLT
                            // double fault
/* #define T COPROC
                            // reserved (not generated by
                     9 */
#define T TSS
                            // invalid task switch segment
                            // segment not present
#define T SEGNP
#define T_STACK
                            // stack exception
#define T GPFLT
                            // general protection fault
#define T_PGFLT
                    14
                               page fault
/* #define T RES
                    15 */
                            // reserved
#define T FPERR
                    16
                            // floating point error
#define T ALIGN
                            // aligment check
#define T MCHK
                    18
                            // machine check
#define T SIMDERR
                    19
                               SIMD floating point error
```



- Interrupt Descriptor Table (IDT, 中断描述符表) tells the CPU where the Interrupt Service Routines (ISR, 中断服务程序) are located
 - Entries are called "Gates", and there are 256 gates in total
 - Each gate is 8-bytes long on 32-bit processors; or I 6-bytes long on 64-bit processors
 - Its location is kept in IDTR (IDT register), loaded with LIDT assembly instruction



• Interrupt Descriptor Table (IDT, 中断描述符表) tells the CPU where the Interrupt Service Routines (ISR, 中断服务程序) are located

Gate Descriptor (32-bit):

63	48	47	46	45	44	43	40	39	32
Offset		Р	DPL	-	0	Gate Type		Reserved	
31	16		1	0		3	0		
31	16	15						0	
Segment Selector		Offset							
15	0	15					0		

- Offset: A 32-bit value, split in two parts, represents the address of the Interrupt Service Routine.
- Selector: A Segment Selector which must point to a valid code segment in your GDT.
- Gate Type: A 4-bit value which defines the type of gate this Interrupt Descriptor represents.
 - Task gate, interrupt gate, trap gate, call gate.. What's the difference?
- DPL: A 2-bit value which defines the CPU Privilege Levels which are allowed to access this interrupt via the INT.
- P: Present bit. Must be set (1) for the descriptor to be valid.



• Interrupt Descriptor Table (IDT, 中断描述符表) tells the CPU where the Interrupt Service Routines (ISR, 中断服务程序) are located


Gate Descriptor (32-bit):

63 48	47	46	45	44	43 4	0 39	32
Offset	Р	DPL	-	0	Gate Type	Reserved	
31		1	0		3	0	
31	15						0
Segment Selector	Offset						
15	15					0	


```
struct gate_struct {
                             offset_low;
85
             u16
             u16
                              segment;
             struct idt_bits bits;
87
             u16
                             offset_middle;
    #ifdef CONFIG_X86_64
90
             u32
                             offset_high;
             u32
                              reserved;
91
    #endif
     } __attribute__((packed));
```

Why offset is split into two parts?









IVT vs. IDT



IVT	IDT				
Both guarantee a limited number entries from user to kerne space (isolation)					
Used in real mode	Used in protected mode				
4-byte entries	8-byte (IA-32) or 16-byte (x86-64) entries				
Typically located at 0000:0000H	Anywhere in memory and located through <i>LIDT</i> instruction				

Interrupt Masking




- Disable interrupts and enable interrupts are two privileged instructions
 - Maskable interrupts (可屏蔽中断): all software interrupts, all system calls, and partial hardware exceptions
 - Non-maskable interrupts (NMI,不可屏蔽中断): partial hardware exceptions
 - Specified by eflags registers
- Interrupts are deferred, but not ignored
 - Given the limited buffer for interrupts, hardware buffers one interrupt of each type

Interrupt Masking



Interrupt Controller





- Interrupt stack (中断栈) is a special stack in kernel memory that saves the interrupt process status.
 - Empty when there is no interrupt (running in user space)
- Why not directly use the user-space stack?
 - For reliability and security



• How many interrupt stacks in kernel?





How many interrupt stacks in kernel?



- First fault: trap from user-space program to kernel-space exception handler
- Double fault: trap from exception handler to another handler
- Triple fault: reboot



How many interrupt stacks in kernel?




Things never to do in an OS #1: Swap out the page swapping code (triple-fault here we come).

--Kemp



How many interrupt stacks in kernel?



Make it easier to switch to a new process inside an interrupt or system call handler.

e.g., a handler might wait for I/O so another process could run

Kernel-to-User Mode Switch




- New process
- Resume after an interrupt/exception/syscall
- Switch to a different process
 - After a timer interrupt
- User-level upcall

Upcalls



- Allow apps to implement OS-like functionality to be invoked by OS
- I. Asynchronous I/O notification
 - Wait for I/O completion
- 2. Inter-process communication
 - Debugger suspends a process
- 3. User-level exception handling
 - Ensures files are saved before app shuts down
- 4. User-level resource allocation
 - Java garbage collection



unprivileged code enters kernel mode implemented via trap

privileged code
enters user mode
implemented via IPC

Goals for Today



- User-kernel mode switch types
 - Exceptions, interrupts, and system calls
- An x86 example of mode transfer

x86 background



- Memory is segmented, so pointers come in two parts: a segment and an offset
 - Program counter: cs register and eip register
 - Stack pointer: ss register and esp register
 - CPL is stored as the 2 lower-bits of cs register
- In Intel 8086: cs:eip = cs * 16 + eip
 - Both cs and eip are 16-bits long, therefore CPU can access at most 2*20 (IMB) memory space
- EFLGAS register stores the processor status and controls its behavior
 - Whether interrupts are masked or not

x86 background



- Memory is segmented, so pointers come in two parts: a segment and an offset
 - Program counter: cs register and eip register
 - Stack pointer: ss register and esp register
 - CPL is stored as the 2 lower-bits of cs register

Why is it possible (2 bits wasted)?

- In Intel 8086: cs:eip = cs * 16 + eip
 - Both cs and eip are 16-bits long, therefore CPU can access at most 2*20 (IMB) memory space
- EFLGAS register stores the processor status and controls its behavior
 - Whether interrupts are masked or not

x86 background



- Only a small number of instructions can change the cs register value
 - ljmp (far jump)
 - Icall (far call), which pushes eip and cs to the stack, and then far jumps
 - Iref (far return), which inverses the far call
 - INT: an assembly language instruction for x86 processors that generates a software interrupt. It takes the interrupt number formatted as a byte value. which reads cs / eip from the Interrupt Vector Table

Format: INT X (syscall number)


- IRET:returns program control from an exception or interrupt handler to a program or procedure that was interrupted previously

☐ It basically reverses an INT



• When an interrupt/exception/syscall occurs, the hardware will:


- I. Mask interrupts
- 2. Save the special register values to other temporary registers
- 3. Switch onto the kernel interrupt stack
- 4. Push the three key values onto the new stack
- 5. Optionally save an error code
- 6. Invoke the interrupt handler





• When an interrupt/exception/syscall occurs, the hardware will:

- I. Mask interrupts
- 2. Save the special register values to other temporary registers
- 3. Switch onto the kernel interrupt stack
- 4. Push the three key values onto the new stack
- 5. Optionally save an error code
- 6. Invoke the interrupt handler



At the beginning of handler



• When an interrupt/exception/syscall occurs, the hardware will:


- I. Mask interrupts
- 2. Save the special register values to other temporary registers
- 3. Switch onto the kernel interrupt stack
- 4. Push the three key values onto the new stack
- 5. Optionally save an error code
- 6. Invoke the interrupt handler

- Steps 2-4 cannot be reversed. Why?
- Can they be done by software (OS)?
- Error codes
 - Page faults: which page?
 - Others: dummy values



• When an interrupt/exception/syscall occurs, the OS will:

- I. Save the rest of the interrupted process's state
 - pusha/pushad
- 2. Executes the handler
- 3. Resume the interrupted process
 - popa/popad + pop error code
- 4. Resume the interrupted process
 - iret



During interrupt handler



- Who modifies the CPL (2 bits in CS)? Instructions like:
 - int/SYSCALL
 - iret

```
1 #define _GNU_SOURCE
2 #include <unistd.h>
3 #include <sys/syscall.h>
4
5 int main() {
6    const char msg[] = "Hello, Kernel!\n";
7    syscall(SYS_write, STDOUT_FILENO, msg, sizeof(msg) - 1);
8    return 0;
9 }
```



- Who modifies the CPL (2 bits in CS)? Instructions like:
 - int/SYSCALL
 - iret

```
1 #include <stdio.h>
 3 int main() {
       /* Define message and file descriptor */
 5
       const char msg[] = "Hello, Kernel!\n";
       int fd = 1; // STDOUT
       /* Inline assembly to trap into kernel */
       __asm__volatile (
           "movl $4, %eax;"
10
                                   /* syscall number for sys_write */
11
           "movl %0, %ebx;"
                                      /* file descriptor */
12
           "movl %1, %%ecx;"
                                      /* pointer to message */
13
           "movl %2, %edx;"
                                     /* message length */
14
           "int $0x80;"
                                      /* software interrupt */
15
                                     /* no output */
           : "g"(fd), "g"(msg), "g"(sizeof(msg) - 1)
16
           : "eax", "ebx", "ecx", "edx"
17
18
       );
19
20
       return 0;
```

Stack vs. Heap



Why OS does not track the "heap pointer" as for stack?

Summary



- Interrupt processing not visible to the user process:
 - Occurs between instructions, restarted transparently
 - No change to process state

- Interrupts are safely designed
 - Interrupt vector: limited number of entry points into kernel
 - Interrupt stack: kernel handler/user states are decoupled
 - Interrupt masking: handler is non-blocking
- Again, there is hardware-software (OS) cooperation

Homework



• Read the interrupt handler code of xv6, and try to understand what is going on. Check it out on our website.