## \_3bit\_mux\_2x1

This module selects one of the 2 3-bit inputs as an output according to the select bit.

## testbench

```
'define DELAY 20
module _3bit_mux_2xl_testbench();
reg [2:0] a, b;
reg s;
wire [2:0] r;
_3bit_mux_2xl mux0(r, s, a, b);

initial begin
a = 3'b000; b = 3'b001; s = 1'b0;

# DELAY;
a = 3'b000; b = 3'b001; s = 1'b1;
end

initial
begin
$monitor("time = %2d\na = %3b\nb = %3b\ns = %1b\nr = %3b", $time, a, b, s, r);
end
endmodule
```

```
# time = 0
# a = 000
# b = 001
# s = 0
# r = 000
# time = 20
# a = 000
# b = 001
# s = 1
# r = 001
```

## alu\_control

This module decides the operation alu will do according to the ALUop that main\_control sent.

```
initial begin
ALUop = 3'b000;
func = 3'b000;
# `DELAY;
ALUop = 3'b001;
# `DELAY;
ALUop = 3'b010;
# `DELAY;
ALUop = 3'b011;
# `DELAY;
ALUop = 3'b100;
# `DELAY;
ALUop = 3'b101;
# `DELAY;
ALUop = 3'b110;
func = 3'b000;
# `DELAY;
ALUop = 3'b110;
func = 3'b001;
# `DELAY;
ALUop = 3'b110;
func = 3'b010;
# `DELAY;
ALUop = 3'bll0;
func = 3'b011;
# `DELAY;
ALUop = 3'bll0;
func = 3'b100;
# `DELAY;
ALUop = 3'bll0;
func = 3'b101;
end
```

```
# time = 0
# ALUop = 000
# func = 000
# control = 000
# time = 20
# ALUop = 001
# func = 000
# control = 110
# time = 40
# ALUop = 010
# func = 000
# control = 111
# time = 60
# ALUop = 011
# func = 000
# control = 101
# time = 80
# ALUop = 100
# func = 000
# control = 010
# time = 100
# ALUop = 101
# func = 000
# control = 100
# time = 120
# ALUop = 110
# func = 000
# control = 110
# time = 140
# ALUop = 110
# func = 001
# control = 000
# time = 160
# ALUop = 110
# func = 010
# control = 010
# time = 180
# ALUop = 110
# func = 011
# control = 001
```

# data\_memory

This module is the main memory of the MiniMIPS.

```
initial begin
$readmemb("data.mem",dm.data);
clk = 1;
MemWrite = 0;
Address = 32'd0;
WriteData = 32'd20;
end
always begin
#10 clk= ~clk;
end
initial begin
# `DELAY;
Address = 32'd1;
# `DELAY;
Address = 32'd2;
# `DELAY;
Address = 32'd3;
# `DELAY;
Address = 32'd4;
# `DELAY;
Address = 32'd5;
# `DELAY;
Address = 32'd6;
# `DELAY;
Address = 32'd7;
# `DELAY;
MemWrite = 1;
Address = 32'd8;
# `DELAY;
$writememb("data_updated.mem",dm.data);
$stop;
end
```

```
# time = 20
# time = 40
# MemWrite = 0
# time = 60
# time = 80
# MemWrite = 0
# time = 100
# MemWrite = 0
# time = 120
# MemWrite = 0
# time = 140
# Address = 00000000000000000000000000000111
# ReadData = 000000000000000000000000000000111
# MemWrite = 0
# time = 160
# MemWrite = 1
```

## instruction\_memory

This module holds all the instructions of the MiniMIPS.

```
`define DELAY 20
module instruction_memory_testbench();
reg [31:0] address;
reg clk;
wire [15:0] instruction;
instruction memory im(instruction, address, clk);
]initial begin
$readmemb("instructions.mem",im.instructions);
clk = 1;
address = 32'd0;
end
]always begin
#10 clk = ~clk;
]initial begin
# `DELAY;
address = 32'dl;
# `DELAY;
address = 32'd2;
# `DELAY;
address = 32'd3;
# `DELAY;
address = 32'd4;
# `DELAY;
address = 32'd5;
# `DELAY;
$stop;
end
]initial begin
$monitor("time = %2d\ninstruction = %16b\n", $time, instruction);
testbench result
# time = 0
# instruction = 0000000001010000
# time = 20
# instruction = 0000011100101000
# time = 40
# instruction = 0000011101101001
# time = 60
# instruction = 0000110111100001
# time = 80
# instruction = 0000101111000010
# time = 100
# instruction = 0000010100111010
```

# main\_control

This module is the main control unit of the MiniMIPS that generates all the control signals.

```
| define DELAY 20 module main_control_testbench(); reg [3:0] ALUOp; wire [2:0] ALUOp; wire [2:0] ALUOp; wire [2:0] ALUOp; wire [2:0] ALUOp; main_control mc(RegWrite, ALUSrc, RegDst, MemtoReg, MemRead, MemWrite, Branch; main_control mc(RegWrite, ALUSrc, RegDst, MemtoReg, MemRead, MemWrite, Branch, ALUop, opcode); initial begin opcode = 4*b0000; % DELAY; opcode = 4*b0001; % DELAY; opcode = 4*b0001; % DELAY; opcode = 4*b0010; % DELAY; opcode = 4*b0010; % DELAY; opcode = 4*b0011; % DELAY; opcode = 4*b0101; % DELAY; opcode = 4*b1000; % DELAY; opcode = 4*b1000;
```

```
# time = 0
# opcode = 0000
# RegWrite = 1
# ALUSrc = 0
# RegDst = 1
# MemtoReg = 0
\# MemRead = 0
# MemWrite = 0
# Branch = 0
# ALUop = 110
# time = 20
# opcode = 0001
# RegWrite = 1
# ALUSrc = 1
# RegDst = 0
# MemtoReg = 0
# MemRead = 0
# MemWrite = 0
# Branch = 0
# ALUop = 000
# time = 40
# opcode = 0010
# RegWrite = 1
# ALUSrc = 1
# RegDst = 0
# MemtoReg = 0
# MemRead = 0
# MemWrite = 0
# Branch = 0
# ALUop = 001
# time = 60
# opcode = 0011
# RegWrite = 1
# ALUSrc = 1
\# RegDst = 0
# MemtoReg = 0
# MemRead = 0
# MemWrite = 0
# Branch = 0
# ALUop = 010
```

## **MiniMIPS**

This module is the mips processor.

```
# time = 0
# Counter = 0
# Instruction = 0000000001010000
# NewCounter = 1
# time = 10
# Counter = 1
# Instruction = 0000011100101000
# NewCounter = 2
# time = 20
# Counter = 2
# Instruction = 0000011101101001
# NewCounter = 3
# time = 30
# Counter = 3
# Instruction = 0000110111100001
# ReadData2 = 000000000000000000000000000000111
# NewCounter = 4
# time = 40
# Counter = 4
# Instruction = 0000101111000010
# ReadData2 = 000000000000000000000000000000111
# Result = 1111111111111111111111111111100
# NewCounter = 5
# time = 50
# Counter = 5
# Instruction = 0000010100111010
# ReadData2 = 000000000000000000000000000001101
# NewCounter = 6
```

# register\_block

This module holds all the registers of the MiniMIPS processor.

```
initial begin
    $readmemb("registers.mem",rb.registers);
    clk = 1;
    RegWrite = 0;
    ReadReq2 = 3'd1;
    WriteReg = 3'd0;
    WritePata = 32'd30;
    end
    always begin
    $10 clk = \cdot clk;
    end
    always begin
    $10 clk = \cdot clk;
    end
    initial begin
    $10 ElAY;
    ReadReq2 = 3'd3;
    $10 ElAY;
    ReadReq2 = 3'd3;
    $10 ElAY;
    ReadReq3 = 3'd4;
    ReadReq4 = 3'd4;
    ReadReq2 = 3'd5;
    $10 ElAY;
    ReadReq3 = 3'd5;
    $10 ElAY;
    ReadReq4 = 3'd6;
    ReadReq5 = 3'd7;
    $10 ElAY;
    $10 E
```

```
# time = 0
# ReadReg1 = 000
# ReadReg2 = 001
# RegWrite = 0
# WriteReg = 000
# WriteData = 000000000000000000000000000011110
# time = 20
# ReadReg1 = 010
# ReadReg2 = 011
# RegWrite = 0
# WriteReg = 000
# WriteData = 000000000000000000000000000011110
# time = 40
# ReadReg1 = 100
# ReadReg2 = 101
# RegWrite = 0
# WriteReg = 000
# WriteData = 000000000000000000000000000011110
# time = 60
# ReadReg1 = 110
\# ReadReg2 = 111
# ReadData2 = 00000000000000000000000000000111
# RegWrite = 1
# WriteReg = 000
# WriteData = 000000000000000000000000000011110
# time = 80
# ReadReg1 = 110
# ReadReg2 = 111
# ReadData2 = 00000000000000000000000000000111
# RegWrite = 1
# WriteReg = 001
# WriteData = 000000000000000000000000000011110
```

## 32bit shift left

# time = 60

# time = 80

# shamt = 11111

# shamt = 10000

This module shifts the given 32-bit input to the left as the given shift amount.

```
testbench
'define DELAY 20
module 32bit shift left testbench();
reg [31:0] i;
reg [4:0] shamt;
wire [31:0] r;
32bit shift left sl(r, i, shamt);
initial begin
i = 32'hFFFF_FFFF; shamt = 5'd5;
# `DELAY;
i = 32'hFFFF FFFF; shamt = 5'dl;
# `DELAY;
i = 32'hFFFF FFFF; shamt = 5'd10;
# `DELAY;
i = 32'hFFFF FFFF; shamt = 5'd31;
i = 32'hFFFF FFFF; shamt = 5'd16;
initial
begin
$monitor("time = %2d\ni = %32b\nshamt = %5b\nresult = %32b\n", $time, i, shamt, r);
endmodule
testbench result
# time = 0
# shamt = 00101
# result = 1111111111111111111111111111100000
# time = 20
# shamt = 00001
# time = 40
# shamt = 01010
# result = 11111111111111111111111100000000000
```

## sign\_extend

This module sign extends the given 6-bit input to 32 bits.

## testbench

```
'define DELAY 20
module sign_extend_testbench();
reg [5:0] I;
wire [31:0] R;
sign extend se(R, I);
initial begin
I=6'b000001;
# `DELAY;
I=6'b101010;
# `DELAY;
I=6'b111111;
# `DELAY;
I=6'b0000000;
# `DELAY;
I=6'b100000;
end
initial begin
$monitor("time = %2d\ninitial=%6b\nextended = %32b\n", $time, I, R);
endmodule
```

## zero\_check

This module checks if the given 32-bit input is zero.

#### testbench

```
'define DELAY 20
module zero check testbench();
reg [31:0] I;
wire R;
zero check zc(R, I);
initial begin
I = 32'd0;
# `DELAY;
I = 32'd1;
# `DELAY;
I = 32'h8FFF FFFF;
# `DELAY;
I = 32'hFFFF FFFF;
end
initial begin
$monitor("time = %2d\nI = %32b\nIs zero = %1b\n", $time, I, R);
end
endmodule
```

## testbench result

**P.S.** In MiniMIPS testbench, at the end monitor prints an instruction with all X because I designed the register block and data memory such that they can be updated at the posedge of the cloak, so MiniMIPS requires essentially a nop at the end to make sure all the registers and data is updated correctly.