
# **Mult State Diagram**



# **Mult Truth Table**

inputs							outputs										
$s_2$	$s_1$	$s_0$	start	p0_eq_1	i_lt_32	$n_2$	$n_1$	$n_0$	p_ld	m_ld	i_clr	is_init	is_shift	i_ld	p_clr	m_clr	
0	0	0	0	X	X	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	1	X	X	0	0	1	0	0	0	0	0	0	0	0	
0	0	1	X	X	X	0	1	0	1	1	1	1	0	0	0	0	
0	1	0	X	0	X	1	0	0	0	0	0	0	0	0	0	0	
0	1	0	X	1	X	0	1	1	0	0	0	0	0	0	0	0	
0	1	1	X	X	X	1	0	0	1	0	0	0	0	0	0	0	
1	0	0	X	X	0	1	0	1	1	0	0	0	1	1	0	0	
1	0	0	X	X	1	0	1	0	1	0	0	0	1	1	0	0	
1	0	1	X	X	X	0	0	0	0	0	0	0	0	0	1	1	
1	1	0	X	X	X	Don't care condition											
1	1	1	X	X	X	Don't care condition											

## half adder

This module performs an addition operation on 2 1-bit inputs without a carry in.

#### testbench

```
'define DELAY 20
module half_adder_testbench();
reg a, b;
wire sum, carry_out;
half_adder hatb (sum, carry_out, a, b);
initial begin
a = 1'b0; b = 1'b0;
# `DELAY;
a = 1'b1; b = 1'b0;
# `DELAY;
a = 1'b0; b = 1'b1;
# `DELAY;
a = 1'b1; b = 1'b1;
end
initial
begin
$monitor("time = %2d, a =%1b, b=%1b, sum=%1b, carry out=%1b", $time, a, b, sum, carry out);
endmodule
testbench result
# time = 0, a =0, b=0, sum=0, carry_out=0
# time = 20, a =1, b=0, sum=1, carry_out=0
# time = 40, a =0, b=1, sum=1, carry_out=0
# time = 60, a =1, b=1, sum=0, carry_out=1
```

# full\_adder

This module performs an addition operation on 2 1-bit inputs with a carry in.

```
`define DELAY 2
module full_adder_testbench();
reg a, b, carry_in;
wire sum, carry_out;
full_adder fatb (sum, carry_out, a, b, carry_in);
initial begin
a = 1'b0; b = 1'b0; carry_in = 1'b0;
# `DELAY;
a = 1'b0; b = 1'b0; carry in = 1'b1;
# `DELAY;
 = 1'b0; b = 1'b1; carry_in = 1'b0;
# `DELAY;
    1'b0; b = 1'b1; carry_in = 1'b1;
# 'DELAY:
a = 1'b1; b = 1'b0; carry in = 1'b0;
# `DELAY;
a = 1'b1; b = 1'b0; carry_in = 1'b1;
 = 1'b1; b = 1'b1; carry_in = 1'b0;
# `DELAY;
a = 1'b1; b = 1'b1; carry_in = 1'b1;
end
initial
begin
$monitor("time = %2d, a =%1b, b=%1b, carry_in=%1b, sum=%1b, carry_out=%1b", $time, a, b, carry_in, sum, carry_out);
endmodule
```

```
# time = 0, a =0, b=0, carry_in=0, sum=0, carry_out=0
# time = 20, a =0, b=0, carry_in=1, sum=1, carry_out=0
# time = 40, a =0, b=1, carry_in=0, sum=1, carry_out=0
# time = 60, a =0, b=1, carry_in=1, sum=0, carry_out=1
# time = 80, a =1, b=0, carry_in=0, sum=1, carry_out=0
# time = 100, a =1, b=0, carry_in=1, sum=0, carry_out=1
# time = 120, a =1, b=1, carry_in=0, sum=0, carry_out=1
# time = 140, a =1, b=1, carry_in=1, sum=1, carry_out=1
```

## 4bit adder

This module performs an addition operation on 2 4-bit inputs with a carry in.

#### testbench

```
'define DELAY 20
module _4bit_adder_testbench();
reg [3:0] a, b;
reg carry in;
wire carry out;
wire [3:0] sum;
_4bit_adder _4ba (sum, carry_out, a, b, carry_in);
initial begin
      'b0000; b = 4'b0000; carry in = 1'b0;
# `DELAY;
 a = 4'b0000; b = 4'b0000; carry_in = 1'b1;
# `DELAY:
a = 4'b0100; b = 4'b0001; carry_in = 1'b0;
#`DELAY;
a = 4'b0100; b = 4'b001; carry in = 1'b1;
# `DELAY;
a = 4'b0011; b = 4'b0011; carry_in = 1'b0;
# `DELAY:
a = 4'b0011; b = 4'b0011; carry in = 1'b1;
# `DELAY;
a = 4'b0001; b = 4'b0001; carry_in = 1'b0;
# `DELAY;
a = 4'b0001; b = 4'b0001; carry_in = 1'b1;
end
$monitor("time = %2d, a = %4b, b = %4b, carry_in = %1b, sum = %4b, carry_out = %1b", $time, a, b, carry_in, sum, carry_out);
endmodule
```

```
# time = 0, a = 0000, b = 0000, carry_in = 0, sum = 0000, carry_out = 0
# time = 20, a = 0000, b = 0000, carry_in = 1, sum = 0001, carry_out = 0
# time = 40, a = 0100, b = 0001, carry_in = 0, sum = 0101, carry_out = 0
# time = 60, a = 0100, b = 0001, carry_in = 1, sum = 0110, carry_out = 0
# time = 80, a = 0011, b = 0011, carry_in = 0, sum = 0110, carry_out = 0
# time = 100, a = 0011, b = 0011, carry_in = 1, sum = 0111, carry_out = 0
# time = 120, a = 0001, b = 0001, carry_in = 0, sum = 0010, carry_out = 0
# time = 140, a = 0001, b = 0001, carry_in = 1, sum = 0011, carry_out = 0
```

## 32bit adder

This module performs an addition operation on 2 4-bit inputs with a carry in and an op code. Op code decides whether the adder perform an addition operation or a subtraction operation. This module also outputs set-less-than and overflow values.

```
initial begin
a = 32'd25;
b = 32'd81;
carry in = 1'b0;
op = 0;
# `DELAY;
carry in = 1'bl;
op = 0;
# `DELAY;
carry in = 1'bl;
op = 1;
# `DELAY;
a = 32'd90;
b = 32'd10;
carry in = 1'b0;
op = 0;
# `DELAY;
carry in = 1'b1;
op = 0;
# `DELAY;
carry in = 1'bl;
op = 1;
# `DELAY;
a = 32'h7FFF FFFF;
b = 32'd0;
carry in = 1'bl;
op = 0;
# `DELAY;
a = 32'h8000 0000;
b = 32'd1;
carry in = 1'b0;
op = 1;
end
```

```
# time = 0
# a = 10101010101010101010101010101010
# b = 01010101010101010101010101010101
# time = 20
# time = 40
# time = 60
```

## 4bit and

This module performs and operation on 2 4-bit inputs.

```
'define DELAY 20
module 4bit and testbench();
reg [3:0] a, b;
wire [3:0] r;
4bit and 4ba (r, a, b);
initial begin
a = 4'b1010; b = 4'b0101;
# `DELAY;
a = 4'b1111; b = 4'b1111;
# `DELAY;
a = 4'b00000; b = 4'b00000;
# `DELAY:
a = 4'b1111; b = 4'b00000;
end
initial
begin
monitor("time = %2d, a = %4b, b = %4b, r = %4b", $time, a, b, r);
end
endmodule
```

```
# time = 0, a = 1010, b = 0101, r = 0000
# time = 20, a = 1111, b = 1111, r = 1111
# time = 40, a = 0000, b = 0000, r = 0000
# time = 60, a = 1111, b = 0000, r = 0000
```

## 32bit and

This module performs and operation on 2 32-bit inputs.

```
testbench
'define DELAY 20
module 32bit and testbench();
reg [31:0] a, b;
wire [31:0] r;
32bit and 32ba (r, a, b);
initial begin
a = 32'hAAAA AAAA; b = 32'h5555 5555;
# `DELAY;
a = 32'hffff ffff; b = 32'hffff ffff;
# `DELAY;
a = 32'h0000 0000; b = 32'h0000 0000;
a = 32'hFFFF FFFF; b = 32'h0000 0000;
initial
begin
$monitor("time = %2d\na = %32b\nb = %32b\nr = %32b\n", $time, a, b, r);
endmodule
testbench result
# time = 0
# a = 10101010101010101010101010101010
# b = 0101010101010101010101010101010101
# time = 20
```

# time = 60

# time = 40

# \_4bit\_not

This module negates the 4-bit input.

### testbench

```
'define DELAY 20
module _4bit_not_testbench();
reg [3:0] a;
wire [3:0] r;
4bit not 4bn (r, a);
initial begin
a = 4'b1010;
# `DELAY;
a = 4'b0101;
# `DELAY;
a = 4'b1111;
# `DELAY;
a = 4'b00000;
end
initial
begin
$monitor("time = %2d, a = %4b, r = %4b", $time, a, r);
endmodule
```

```
# time = 0, a = 1010, r = 0101
# time = 20, a = 0101, r = 1010
# time = 40, a = 1111, r = 0000
# time = 60, a = 0000, r = 1111
```

## 32bit not

This module negates the 32-bit input.

```
'define DELAY 20
module 32bit not testbench();
reg [31:0] a;
wire [31:0] r;
32bit not 32bn (r, a);
initial begin
a = 32'hAAAA AAAA;
# `DELAY;
a = 32'h5555_5555;
# `DELAY;
a = 32'hFFFF_FFFF;
# `DELAY;
a = 32'h0000 0000;
end
initial
begin
$monitor("time = %2d\na = %32b\nr = %32b", $time, a, r);
endmodule
testbench result
# time = 0
# a = 10101010101010101010101010101010
# r = 0101010101010101010101010101010101
# time = 20
# a = 01010101010101010101010101010101
# r = 1010101010101010101010101010101010
# time = 40
# time = 60
```

## \_4bit\_or

This module performs or operation on 2 4-bit inputs.

### testbench

```
'define DELAY 20
module _4bit_or_testbench();
reg [3:0] a, b;
wire [3:0] r;
_4bit_or _4bo (r, a, b);
initial begin
a = 4'b1010; b = 4'b0101;
# `DELAY;
a = 4'b1111; b = 4'b1111;
# `DELAY;
a = 4'b00000; b = 4'b00000;
# `DELAY;
a = 4'b1111; b = 4'b00000;
end
initial
begin
$monitor("time = %2d, a = %4b, b = %4b, r = %4b", $time, a, b, r);
endmodule
```

```
# time = 0, a = 1010, b = 0101, r = 1111
# time = 20, a = 1111, b = 1111, r = 1111
# time = 40, a = 0000, b = 0000, r = 0000
# time = 60, a = 1111, b = 0000, r = 1111
```

## 32bit or

This module performs or operation on 2 32-bit inputs.

#### testbench

```
'define DELAY 20
module _32bit_or_testbench();
reg [31:0] a, b;
wire [31:0] r;
32bit or 32bo (r, a, b);
initial begin
a = 32'hAAAA AAAA; b = 32'h5555 5555;
a = 32'hFFFF FFFF; b = 32'hFFFF FFFF;
# `DELAY:
a = 32'h0000 0000; b = 32'h0000 0000;
# `DELAY;
a = 32'hFFFF FFFF; b = 32'h0000 0000;
end
initial
begin
$monitor("time = %2d\na = %32b\nb = %32b\nr = %32b\n", $time, a, b, r);
endmodule
```

```
# time = 0
# a = 10101010101010101010101010101010
# b = 01010101010101010101010101010101
# time = 20
# time = 40
# time = 60
```

## \_4bit\_xor

This module performs exclusive or operation on 2 4-bit inputs.

### testbench

```
'define DELAY 20
module _4bit_xor_testbench();
reg [3:0] a, b;
wire [3:0] r;
_4bit_xor _4bx (r, a, b);
initial begin
a = 4'b1010; b = 4'b0101;
a = 4'bllll; b = 4'bllll;
# `DELAY;
a = 4'b00000; b = 4'b00000;
# `DELAY;
a = 4'b1111; b = 4'b0000;
end
initial
begin
$monitor("time = %2d, a = %4b, b = %4b, r = %4b", $time, a, b, r);
endmodule
```

```
# time = 0, a = 1010, b = 0101, r = 1111
# time = 20, a = 1111, b = 1111, r = 0000
# time = 40, a = 0000, b = 0000, r = 0000
# time = 60, a = 1111, b = 0000, r = 1111
```

## 32bit xor

This module performs exclusive or operation on 2 32-bit inputs.

#### testbench

```
'define DELAY 20
module 32bit xor testbench();
reg [31:0] a, b;
wire [31:0] r;
32bit xor 32bx (r, a, b);
initial begin
a = 32'hAAAA AAAA; b = 32'h5555 5555;
# `DELAY;
a = 32'hFFFF FFFF; b = 32'hFFFF FFFF;
# `DELAY;
a = 32'h0000 0000; b = 32'h0000 0000;
# `DELAY;
a = 32'hFFFF FFFF; b = 32'h0000 0000;
end
initial
begin
$monitor("time = %2d\na = %32b\nb = %32b\nr = %32b\n", $time, a, b, r);
endmodule
```

```
# time = 0
# a = 10101010101010101010101010101010
# b = 01010101010101010101010101010101
# time = 20
# time = 40
# time = 60
```

## 32bit nor

This module performs nor operation on 2 32-bit inputs.

#### testbench

```
'define DELAY 20
module 32bit nor testbench();
reg [31:0] a, b;
wire [31:0] r;
32bit nor 32bnor (r, a, b);
initial begin
a = 32'hAAAA AAAA; b = 32'h5555 5555;
# `DELAY;
a = 32'hFFFF FFFF; b = 32'hFFFF FFFF;
# `DELAY;
a = 32'h0000 0000; b = 32'h0000 0000;
a = 32'hFFFF FFFF; b = 32'h0000 0000;
end
initial
begin
$monitor("time = %2d\na = %32b\nb = %32b\nr = %32b\n", $time, a, b, r);
endmodule
```

```
# time = 0
# a = 10101010101010101010101010101010
# b = 01010101010101010101010101010101
# time = 20
# time = 40
# time = 60
```

## 32bit mux 2x1

This module selects one of the 2 32-bit inputs as an output according to the select bit.

### testbench

```
'define DELAY 20
module _32bit_mux_2xl_testbench();
reg [31:0] a, b;
reg s;
wire [31:0] r;
_32bit_mux_2xl mux0(r, s, a, b);

initial begin
a = 32'h0000_0000; b = 32'h0000_0001; s = 1'b0;
# 'DELAY;
a = 32'h0000_0000; b = 32'h0000_0001; s = 1'b1;
end

initial
begin
$monitor("time = %2d\na = %32b\nb = %32b\ns = %1b\nr = %32b", $time, a, b, s, r);
end
endmodule
```

# 32bit\_mux\_8x1

This module selects one of the 8 32-bit inputs as an output according to the select bits.

```
i0 = 32'h0000 0000;
il = 32'h0000 0001;
i2 = 32'h0000 0002;
i3 = 32'h0000 0003;
i4 = 32'h0000 0004;
i5 = 32'h0000 0005;
i6 = 32'h0000 0006;
i7 = 32'h0000 0007;
s2 = 1'b0;
s1 = 1'b0;
s0 = 1'b0;
# `DELAY;
s2 = 1'b0;
s1 = 1'b0;
s0 = 1'b1;
# `DELAY;
s2 = 1'b0;
s1 = 1'b1;
s0 = 1'b0;
# `DELAY;
s2 = 1'b0;
s1 = 1'b1;
s0 = 1'b1;
# `DELAY;
s2 = 1'b1;
s1 = 1'b0;
s0 = 1'b0;
# `DELAY;
s2 = 1'b1;
s1 = 1'b0;
s0 = 1'b1;
# `DELAY;
s2 = 1'b1;
s1 = 1'b1;
s0 = 1'b0;
```

```
# time = 80
# i3 = 000000000000000000000000000000011
# i7 = 000000000000000000000000000000111
# s2 = 1
# s1 = 0
# s0 = 0
# i7 = 00000000000000000000000000000111
# s2 = 1
# s1 = 0
# s0 = 1
```

## <u>alu</u>

This module performs alu operations according to the 3-bit op code. 000 = add, 001 = xor, 010 = sub, 011 = mult, 100 = slt, 101 = nor, 110 = and, 111 = or. I couldn't do the mult part, so when op code is 100 (mult), result is 0.

```
alu _alu(r, a, b, op);
initial begin
a = 32'd25; b = 32'd15; op = 3'b000;
# `DELAY;
op = 3'b001;
# `DELAY;
op = 3'b010;
# `DELAY;
op = 3'b011;
# `DELAY;
op = 3'b100;
# `DELAY;
op = 3'b101;
# `DELAY;
op = 3'b110;
#`DELAY;
op = 3'b111;
# `DELAY;
a = 32'd30; b = 32'd45; op = 3'b000;
# `DELAY;
op = 3'b001;
#`DELAY;
op = 3'b010;
# `DELAY;
op = 3'b011;
# `DELAY;
op = 3'b100;
# `DELAY;
op = 3'b101;
# `DELAY;
op = 3'b110;
# `DELAY;
op = 3'b111;
# `DELAY;
end
```

```
# time = 0
# a = 00000000000000000000000000000000011001
# b = 000000000000000000000000000001111
# op code = 000
# b = 00000000000000000000000000001111
# op code = 001
# time = 40
# b = 00000000000000000000000000001111
# op code = 010
# time = 60
# a = 00000000000000000000000000000000011001
# b = 00000000000000000000000000001111
# op code = 011
# time = 80
# a = 00000000000000000000000000000000011001
# b = 00000000000000000000000000001111
# op code = 100
# time = 100
# b = 0000000000000000000000000000001111
# op code = 101
# result = 1111111111111111111111111111100000
# time = 120
# a = 00000000000000000000000000000000011001
# b = 00000000000000000000000000001111
# op code = 110
# time = 140
# a = 0000000000000000000000000000000011001
# b = 00000000000000000000000000001111
# op code = 111
# result = 000000000000000000000000000011111
```

```
# time = 160
# a = 000000000000000000000000000011110
# b = 0000000000000000000000000000101101
# op code = 000
# result = 00000000000000000000000000010111
# time = 180
# a = 00000000000000000000000000000011110
# b = 0000000000000000000000000000101101
# op code = 001
# result = 00000000000000000000000000110011
# time = 200
# a = 0000000000000000000000000000011110
# b = 0000000000000000000000000000101101
# op code = 010
# result = 1111111111111111111111111111110001
# time = 220
# a = 0000000000000000000000000000011110
# b = 0000000000000000000000000000101101
# op code = 011
# time = 240
# a = 000000000000000000000000000011110
# b = 0000000000000000000000000000101101
# op code = 100
# time = 260
# b = 0000000000000000000000000000101101
# op code = 101
# result = 1111111111111111111111111111000000
# time = 280
# a = 00000000000000000000000000000011110
# b = 0000000000000000000000000000101101
# op code = 110
# time = 300
# a = 00000000000000000000000000000011110
# b = 0000000000000000000000000000101101
# op code = 111
# result = 00000000000000000000000000111111
```

**P.S.** Project's Verilog files are under workspace/CSE331 Hw2. I wrote the wrong hw number in directory name but quartus didn't let me change it, so I stuck with CSE331 Hw2.