
Step 1

4 operations: maintain, load, swap, clear \rightarrow 4x1 mux

Step 2

s1	s0	Operation
0	0	Maintain
0	1	Load
1	0	Swap
1	1	Clear

Step 3



Step 4

	outputs		S	input	
operations	s_0	s_1	sw	ld	cl
maintain	0	0	0	0	0
swap	0	1	1	0	0
load	1	0	X	1	0
clear	1	1	X	X	1

$$\begin{array}{l} s_1 \, = \, \mathrm{cl} \, + \, \neg \mathrm{cl}. \neg \mathrm{ld}.\mathrm{sw} \\ s_0 \, = \, \mathrm{cl} \, + \, \neg \mathrm{cl}.\mathrm{ld} \end{array}$$

Logic Circuit

