

Module Descriptor 2018/19  
School of Computer Science and Statistics.

<b>Module Code</b>	CS3021 CS3421
<b>Module Name</b>	Computer Architecture II
<b>Module Short Title</b>	n/a
<b>ECTS weighting</b>	5
<b>Semester/term taught</b>	Semester 1
<b>Contact Hours</b>	Lecture hours: 27 Lab hours: 0 Tutorial hours: 6  Total hours: 33
<b>Module Personnel</b>	Dr Jeremy Jones
<b>Learning Outcomes</b>	Students who have successfully completed this module should be able to: <ol style="list-style-type: none"> <li>1. Write simple IA32 and x64 assembly language functions</li> <li>2. Explain the IA32 and x64 procedure calling conventions</li> <li>3. Write programs that mix C/C++ and IA32 or x64 assembly language functions</li> <li>4. Describe the RISC design philosophy and translate simple high level language programs into RISC-I assembly language</li> <li>5. Explain the key concepts behind instruction level pipelining and know how to apply a number of techniques to overcome data, load and control hazards</li> <li>6. Explain the advantages of using virtual memory, show how virtual addresses are mapped to physical addresses and demonstrate how the functionality of a MMU is integrated into an operating system</li> <li>7. Explain the use of a memory hierarchy to reduce effective memory access times, describe the organisation and operation of a cache, evaluate the hit rate of a cache given an address trace, develop a C/C++ cache model and know how to apply address trace analysis optimisations</li> <li>8. Discuss the problems of using caches in a multiprocessor, analyse the operation of several cache coherency protocols and be able to predict the bus traffic given a sequence of CPU "memory" accesses</li> </ol>
<b>Module Learning Aims</b>	This module focuses on the architecture of modern high performance microprocessor systems. Topics covered are basic IA32 and x64 assembly language, procedure calling conventions, the architecture of RISC CPUs, instruction level pipelining, techniques to overcome data, load and control hazards, virtual memory, caches, multiprocessors and cache coherency. This module pays particular attention to issues that improve performance and the close relationship between the hardware and the needs of the software
<b>Module Content</b>	Topics covered in this module are: <ul style="list-style-type: none"> <li>• Basic IA32 and x64 assembly language</li> <li>• Procedure calling conventions (IA32 and x64)</li> <li>• Mixing C/C++ and assembly language</li> <li>• RISC vs CISC, RISC-1 design criteria and architecture, register windows and delayed jumps</li> <li>• Instruction level pipelining, DLX/MIPS pipeline, resolving data, load and control hazards</li> </ul>

Module Descriptor 2018/19  
School of Computer Science and Statistics.

	<ul style="list-style-type: none"> <li>• Virtual Memory, memory management units (MMUs), multi-level page tables, TLBs, integration of a MMU into an operating system</li> <li>• Cache organisation (L, K and N), operation, performance, address trace analysis, cache coherency</li> <li>• Multiprocessor architectures, cache coherency protocols (write-through, write-once, Firefly and MESI)</li> </ul>
<b>Recommended Reading List</b>	"Computer Architecture – a Quantitative Approach", Hennessey and Patterson "High Performance Computer Architecture", Harold Stone
<b>Module Pre Requisites</b>	Assembly language and C/C++ programming
<b>Module Co Requisites</b>	None
<b>Assessment Details</b>	<p>Annual assessment</p> <p>Exam (2 hrs): 80% typically answer 3 out of 4 questions Coursework + Tutorials: 20%</p> <p>Supplemental assessment is by examination ONLY (100%). Students repeating 'off-books' (OBA) are also assessed by examination ONLY (100%) in all examination sessions.</p>
<b>Module approval date</b>	3 <sup>rd</sup> August, 2012
<b>Approved By</b>	Jeremy Jones
<b>Academic Start Year</b>	2012
<b>Academic Year of Data</b>	2018/19
<b>Website</b>	<a href="https://www.cs.tcd.ie/Jeremy.Jones/CS3021/CS3021.htm">https://www.cs.tcd.ie/Jeremy.Jones/CS3021/CS3021.htm</a>