Lecture 5 SIMD: Vector, SIMD

Introduction

- Instruction level parallelism
 - -Superscalar + 000
- Thread level parallelism
 - -Simultaneous multi-threading
 - -Multi-core multi-threading
- Data level parallelism
 - -SIMD

Introduction

- SIMD architectures can exploit significant datalevel parallelism for:
 - -matrix-oriented scientific computing
 - media-oriented image and sound processors
- SIMD is more energy efficient than MIMD
 - Only needs to fetch one instruction per data operation
 - Makes SIMD attractive for personal mobile devices
- SIMD allows programmer to continue to think sequentially. One instruction stream

Architecture exploring SIMD Parallelism


- Vector architectures
- SIMD extensions
- Graphics Processor Units (GPUs)
- For x86 processors:
 - Expect two additional cores per chip per year
 - -SIMD width to double every four years
 - -Potential speedup from SIMD to be twice that from MIMD!

Vector Architectures

- Basic idea:
 - –Read sets of data elements into "vector registers"
 - Operate on those registers
 - Disperse the results back into memory
- Registers are controlled by compiler
 - Used to hide memory latency
 - Leverage memory bandwidth
 - » Vector load/store are deeply pipelined

Vector Processor: V-MIPS

- Example architecture: VMIPS
 - Loosely based on Cray-1
 - Vector registers
 - » Each register holds a 64-element, 64 bits/element vector
 - » Register file has 16 read ports and 8 write ports
 - Vector functional units
 - » Fully pipelined
 - » Data and control hazards are detected
 - Vector load-store unit
 - » Fully pipelined
 - » One word per clock cycle after initial latency
 - Scalar registers
 - » 32 general-purpose registers
 - » 32 floating-point registers



V-MIPS ISA

- Vector instructions 1
- A vector V has 64 elements
- F is scalar

| ADDVV.D ADDVS.D | V1,V2,V3 V1,V2,F0 | Add elements of V2 and V3, then put each result in V1. Add F0 to each element of V2, then put each result in V1. |
|--------------------|----------------------|---|
| SUBVV.D SUBVS.D | V1,V2,V3 V1,V2,F0 | Subtract elements of V3 from V2, then put each result in V1. |
| SUBSV.D | V1, F0, V2 | Subtract F0 from elements of V2, then put each result in V1. Subtract elements of V2 from F0, then put each result in V1. |
| MULVV.D MULVS.D | V1,V2,V3 V1,V2,F0 | Multiply elements of V2 and V3, then put each result in V1. |
| DIVVV.D | V1, V2, V3 | Multiply each element of V2 by F0, then put each result in V1 Divide elements of V2 by V3, then put each result in V1. |
| DIVVS.D | V1, V2, F0 | Divide elements of V2 by F0, then put each result in V1. |
| DIVSV.D | V1,F0,V2 | Divide F0 by elements of V2, then put each result in V1. |

V-MIPS

• Vector instructions 2

| LV | V1,R1 Load vector register V1 from memory starting at address R1. | | | | | | | |
|----------------|---|---|--|--|--|--|--|--|
| SV | R1,V1 | Store vector register V1 into memory starting at address R1. | | | | | | |
| LVWS | V1,(R1,R2) | Load V1 from address at R1 with stride in R2 (i.e., R1 + i × R2). | | | | | | |
| SVWS | (R1,R2),V1 | Store V1 to address at R1 with stride in R2 (i.e., R1 + i \times R2). | | | | | | |
| LVI | V1,(R1+V2) | Load V1 with vector whose elements are at R1 + V2(i) (i.e., V2 is an index). | | | | | | |
| SVI | (R1+V2),V1 | | | | | | | |
| CVI | | | | | | | | |
| SVV.D SVS.D | V1,V2 V1,F0 | Compare the elements (EQ, NE, GT, LT, GE, LE) in V1 and V2. If condition is true, put a 1 in the corresponding bit vector; otherwise put 0. Put resulting bit vector in vector-mask register (VM). The instruction SVS.D performs the same compare but using a scalar value as one operand. | | | | | | |
| POP | R1,VM | Count the 1s in vector-mask register VM and store count in R1. | | | | | | |
| CVM | | Set the vector-mask register to all 1s. | | | | | | |
| MTC1 MFC1 | VLR,R1 R1,VLR | Move contents of R1 to vector-length register VL. Move the contents of vector-length register VL to R1. | | | | | | |
| MVTM MVFM | VM,F0 F0,VM | Move contents of F0 to vector-mask register VM. Move contents of vector-mask register VM to F0. | | | | | | |

VMIPS Instructions

ADDVV.D: add two vectors

ADDVS.D: add vector to a scalar

LV/SV: vector load and vector store from address


Example:


```
L.D
                                 ; load scalar a
                  F0,a
                                 ; load vector X
LV
                  V1,Rx
MULVS.D
                  V2,V1,F0
                                 ; vector-scalar multiply
LV
                  V3,Ry
                                 ; load vector Y
ADDVV
                  V4,V2,V3
                                 ; add
SV
                  Ry,V4
                                 ; store the result
```

Requires 6 instructions vs. almost 600 for MIPS

Multiple pipelines for a vector ADD

- C = A+ B
- (a) single pipeline
- (b) four pipelines
- Element n of vector register A is "hardwired" to element n of vector register B
 - Allows for multiple hardware lanes
 - Elements of A and B are interleaved across the four pipelines






1 element / cycle

Simply spread the elements of a vector register across the lanes

- A four lane
- First lane holds element 0 for all vector registers




Create a Vector Length Register

- Vector length is often unknown at compile time
- Use Vector Length Register (VLR) to control the length of any vector operation, VLR length =< maximum vector register length (MVL)
- If vector size of an operation < MVL, just use length in VLR to control vector operation
 - -Specific:
 - » Move vector length to VLR
 - » VLR controls the corresponding vector functional unit

Create a Vector Length Register-2

- What if Vector Length >= MVL
- Use a code generation scheme called strip mining for vectors over the maximum length:
 - Run those of which VL is < MVL
 - Then Run any number of iterations that are a multiple of MVL.



Like loop unrolling

Handle IF: Vector Mask Registers

Consider:

Mask register provides conditional execution of each element operation in a vector instruction.

In run time, enable the mask register when needed.

1: execute, 0: disable

$$X[i] = X[i] - Y[i];$$

Use vector mask register to "disable" elements:

LV V1,Rx ;load vector X into V1 **Compiler puts** LV ;load vector Y V2,Ry mask instruction ;load FP zero into F0 F0,#0 L.D ;sets VM(i) to 1 if V1(i)!=F0 **SNEVS.D** V1,F0 SUBVV.D **V1,V1,V2** ;subtract under vector mask SV Rx,V1 store the result in X

GFLOPS rate decreases!

Vector Load/Store

- Start-up time of a load: the time to get the first word from memory into a register
 - Use cache to reduce start-up time
 - Then best one word per cycle afterwards
- Memory system must be designed to support high bandwidth for vector loads and stores
- Spread accesses across multiple banks
 - Control bank addresses independently
 - Load or store non sequential words
 - Support multiple vector processors sharing the same memory

Need a large number of independent memory banks for vector load/store

- Example: Allow all processors to run at full memory bandwidth
 - 32 processors, each generating 4 loads and 2 stores/cycle
 - Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
 - How many memory banks are needed?

32 x 6 = 192 memory references/CPU cycle Each SRAM bank is busy for 15/2.167 = 7 CPU clock cycles during 7 CPU cycles, 192 x 7 = 1344 (memory ref) memory banks

Stride

- Example: row major order (one entry = 8 bytes)
- Load

```
for (i = 0; i < 100; i=i+1)


for (j = 0; j < 100; j=j+1) {

    A[i][j] = 0.0;

    for (k = 0; k < 100; k=k+1)

        A[i][j] = A[i][j] + B[i][k] * D[k][j];

    }
```



For D, since it is k changes first,

D[00] then D[1,0], so it has a stride of 800 bytes (8 bytes x 100)

For B, B[0,0], then B[0,1], so the stride is only 8 bytes

Need a vector load with stride here: LVWS

V-MIPS

• Vector instructions 2

| LV | V1,R1 | Load vector register V1 from memory starting at address R1. | | | | | |
|----------------|------------------|---|--|--|--|--|--|
| SV | R1,V1 | Store vector register V1 into memory starting at address R1. | | | | | |
| LVWS | V1,(R1,R2) | Load V1 from address at R1 with stride in R2 (i.e., R1 + i × R2). | | | | | |
| SVWS | (R1,R2),V1 | Store V1 to address at R1 with stride in R2 (i.e., R1 + i × R2). | | | | | |
| LVI | V1,(R1+V2) | Load V1 with vector whose elements are at R1 + V2(i) (i.e., V2 is an index). | | | | | |
| SVI | (R1+V2),V1 | Store V1 to vector whose elements are at R1 + V2(i) (i.e., V2 is an index). | | | | | |
| CVI | V1,R1 | Create an index vector by storing the values 0, $1 \times R1$, $2 \times R1$,, $63 \times R1$ into V1. | | | | | |
| SVV.D SVS.D | V1,V2 V1,F0 | Compare the elements (EQ, NE, GT, LT, GE, LE) in V1 and V2. If condition is true, put a 1 in the corresponding bit vector; otherwise put 0. Put resulting bit vector in vector-mask register (VM). The instruction SVS.D performs the same compare but using a scalar value as one operand. | | | | | |
| POP | R1,VM | Count the 1s in vector-mask register VM and store count in R1. | | | | | |
| CVM | | Set the vector-mask register to all 1s. | | | | | |
| MTC1 MFC1 | VLR,R1 R1,VLR | Move contents of R1 to vector-length register VL. Move the contents of vector-length register VL to R1. | | | | | |
| MVTM MVFM | VM,FO FO,VM | Move contents of F0 to vector-mask register VM. Move contents of vector-mask register VM to F0. | | | | | |

Representation of sparse matrices

- Compressed representation (zeros not included)
- Normal representation (zeros are included)
- Gather operation
 - Using an index vector and fetching the vector whose elements are at the addresses given by adding a base to the offsets given in the index vector –This is dense form in the vector register
 - LVI (load vector indexed or gather)
- Scatter store
 - Using the same index vector, the sparse vector can be stored in expanded form by a scatter store
 - SVI (store vector indexed or scatter)

V-MIPS

• Vector instructions 2

| LV | V1,R1 | Load vector register V1 from memory starting at address R1. | | |
|----------------|---|---|--|--|
| SV | R1,V1 | Store vector register V1 into memory starting at address R1. | | |
| LVWS | V1,(R1,R2) | Load V1 from address at R1 with stride in R2 (i.e., R1 + i × R2). | | |
| SVWS | (R1,R2),V1 | Store V1 to address at R1 with stride in R2 (i.e., R1 + i × R2). | | |
| LVI | V1,(R1+V2) | Load V1 with vector whose elements are at R1 + V2(i) (i.e., V2 is an index). | | |
| SVI | (R1+V2),V1 | Store V1 to vector whose elements are at R1 + V2(i) (i.e., V2 is an index). | | |
| CVI | V1,R1 | Create an index vector by storing the values 0, $1 \times R1$, $2 \times R1$,, $63 \times R1$ into V1. | | |
| SVV.D SVS.D | V1,V2 V1,F0 | Compare the elements (EQ, NE, GT, LT, GE, LE) in V1 and V2. If condition is true, put a 1 in the corresponding bit vector; otherwise put 0. Put resulting bit vector in vector-mask register (VM). The instruction SVS.D performs the same compare but using a scalar value as one operand. | | |
| POP | R1,VM | Count the 1s in vector-mask register VM and store count in R1. | | |
| CVM | | Set the vector-mask register to all 1s. | | |
| MTC1 MFC1 | The second of the to second length legister (E. | | | |
| MVTM MVFM | VM,F0 F0,VM | Move contents of F0 to vector-mask register VM. Move contents of vector-mask register VM to F0. | | |

Scatter-Gather

Consider:

for
$$(i = 0; i < n; i=i+1)$$

$$A[K[i]] = A[K[i]] + C[M[i]]; \text{ // K[i] and M[i] are index vectors of size n}$$

To do a sparse vector sum of array A and C index vectors K and M designate the non-zero elements of A and C

| | _ | | | > | | | | | |
|------|---|---|---|---|---|---|---|---|--|
| base | 1 | | | 6 | | 0 | 0 | 5 | |
| | | _ | _ | | | | | | |
| | | ľ | ` | 3 | 1 | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |

K is an array (vector) of offsets: (i=0) 0, (i=1) 3,

Scatter-Gather

Consider:

```
for (i = 0; i < n; i=i+1)

A[K[i]] = A[K[i]] + C[M[i]]; // K[i] \text{ and } M[i] \text{ are index vectors of same size n}
```

- Use index vector: Ra, Rc, Rk Rm contains the starting addresses of the vectors:
- the inner loop

```
LV
             Vk. Rk
                            ;load K, vector Vk now has the offset vector
LVI
             Va, (Ra+Vk)
                            ;load A[K[]], gather, base Ra
LV
             Vm, Rm
                            ;load M, Vm is the offset vector
             Vc, (Rc+Vm)
LVI
                            ;load C[M[]]
ADDVV.D
             Va, Va, Vc
                            ;add them
             (Ra+Vk), Va
SVI
                            ;store A[K[]], scatter
```

SIMD Extensions

- Media applications operate on data types narrower than the native word size
 - Disconnect carry chains to "partition" adder is of little overheads

256-bit-wide operations

| Instruction category | Operands | | | | |
|-----------------------|--|--|--|--|--|
| Unsigned add/subtract | Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit | | | | |
| Maximum/minimum | Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit | | | | |
| Average | Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit | | | | |
| Shift right/left | Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit | | | | |
| Floating point | Sixteen 16-bit, eight 32-bit, four 64-bit, or two 128-bit | | | | |

SIMD Extensions v.s. Vector

- Number of data operands encoded into op code, fixed operands in SIMD
- While in vector CPU, it is variable and specified in vector length register
- No sophisticated addressing modes (strided, scatter-gather) in SIMD
- Often no mask registers in SIMD (means no support of conditional execution)
- Vector is much more complicated than SIMD ext.

SIMD Implementations

- Implementations:
 - Intel MMX (1996): 64-bit FP registers
 - » Eight 8-bit integer ops or four 16-bit integer ops
 - Streaming SIMD Extensions (SSE) (1999): 128-bit reg
 - » Sixteen 8-bit ops, eight 16-bit integer ops
 - » Four 32-bit integer/fp ops or two 64-bit integer/fp ops
 - Advanced Vector Extensions (2010): 256-bit reg
 - » Four 64-bit integer/fp ops
 - » 512 bits (2013)
 - Operands must be consecutive and aligned memory locations, within page boundary

Future => 1024 bits reg

Example SIMD Code, 256-bit reg


4D: operate on 4 double-precision operands

Example DXPY:

```
L.D
                 F0,a
                                   ;load scalar a
  MOV
                 F1, F0
                                   copy a into F1 for SIMD MUL
  MOV
                 F2, F0
                                   copy a into F2 for SIMD MUL
  MOV
                 F3, F0
                                   ;copy a into F3 for SIMD MUL
  DADDIU
                 R4,Rx,#512
                                   :last address to load
Loop:
                 L.4D F4,0[Rx]
                                   ;load X[i], X[i+1], X[i+2], X[i+3]
  MUL.4D
                 F4,F4,F0
                                   ;a \times X[i],a \times X[i+1],a \times X[i+2],a \times X[i+3]
  L.4D
                 F8,0[Ry]
                                   ;load Y[i], Y[i+1], Y[i+2], Y[i+3]
  ADD.4D
                 F8,F8,F4
                                   ;a\times X[i]+Y[i], ..., a\times X[i+3]+Y[i+3]
  S.4D
                 0[Ry],F8
                                  ;store into Y[i], Y[i+1], Y[i+2], Y[i+3]
  DADDIU
                                   ;increment index to X
                 Rx,Rx,#32
  DADDIU
                                   ;increment index to Y
                 Ry,Ry,#32
                 R20,R4,Rx
  DSUBU
                                   ;compute bound
                          ;check if done
  BNEZR20,Loop
```


Roofline Performance Model

- Basic idea:
 - Plot peak floating-point throughput as a function of arithmetic intensity
 - Ties together floating-point performance and memory performance for a target machine
- Arithmetic intensity
 - Floating-point operations per byte read:FLOPs/byte



Examples

Attainable GFLOPs/sec Min = (Peak Memory BW x Arithmetic Intensity, Peak Floating Point Perf.)



 $(1/8) \times 162 \text{ GB/s} = 20 \text{ GFLOPs}$

Smaller arithmetic intensity meaning higher memory accesses required

Higher means greater data reuse.

Summary

- Vector processor
 - More flexible but complicated in context switching, vector ISA, memory systems
- SIMD extensions
 - Less expensive, fixed vector size, compatibility issues grow as more registers are added