New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Enhanced Logic Analyzer #32
Comments
Looks nice. As it's SUMP compatible, does it also work with sigrok-cli? Are there any example-calls which are known to work? |
Since sigrok claims to support the Bus Pirate, sigrok-cli should also support it: https://sigrok.org/wiki/Dangerous_Prototypes_Buspirate https://sigrok.org/wiki/Supported_hardware#Logic_analyzers Something like this sigrok-cli --driver ols:conn=/dev/ttyUSB0 should start the whole thing when it correctly installed and functioning. http://dangerousprototypes.com/blog/2010/05/31/windows-logic-sniffer-client-update/ |
Seems like it's working every second time. Working, not-working, working, not-working.
Also working every second time. I am using master build community firmware from yesterday:
Could someone take a look at protocol used: |
Hi guys.
Now something a bit hard that I know nothing if it is possible to do or not.
Something that would be an enhancement.
Perhaps this is not the right place to put it, however here is what it is.
Into the dangerousprototypes forum at this link it started a discussion about possible improvements for the Logic Analyzer side of the Bus Pirate (http://dangerousprototypes.com/forum/viewtopic.php?f=4&t=6210&view=unread#p56802).
In the course of that discussion it was provided a working solution with these features:
a) sampling rates up to 16 MHz
b) additional samples when using fewer channels (up to 32k for 1 channel)
c) trigger location anywhere in the buffer
d) backward compatible with previous Logic Analyzer modes
Known Limitations:
-Selecting a trigger position of 100% will set the position at 0%. Workaround is to use 99% instead.
-Due to quirks at 4 and 8 MHz sampling, there is jitter in the samples but the long term rate is exact.
For example, 4 MHz samples should be every 250 nanoseconds, but it is actually between 187 nanoseconds
and 375 nanoseconds between samples.
-If compiled without optimization, 1 MHz sample timing is off prior to the trigger.
Possible Future Improvements:
-Allow selection of channel(s) to be recorded at higher sample sizes
Enhanced Logic Analyzer (latest).zip
All the improvements are into the SUMP.c that is inside the released package of this Enhanced Logic Analyzer release which has too the hexadecimal compiled with option 1 ready to use, the ols.profile-buspirate-enhanced.cfg file to put into the analyzer client and some instructions on how use the thing.
I wonder if could be possible to merge the content of the SUMP.c of the Enhanced Logic Analyzer into the one inside the current repository so that new features are available.
I know nothing but I understand this must to be very hard to reach.
Thanks.
The text was updated successfully, but these errors were encountered: