PADP(18CS73) Unit 3


Dr. Minal Moharir





Computer Architecture

A Quantitative Approach, Fifth Edition



Chapter 4

Data-Level Parallelism in Vector, SIMD, and GPU Architectures



Introduction

- SIMD architectures can exploit significant datalevel parallelism for:
 - matrix-oriented scientific computing
 - media-oriented image and sound processors
- SIMD is more energy efficient than MIMD
 - Only needs to fetch one instruction per data operation
 - Makes SIMD attractive for personal mobile devices
- SIMD allows programmer to continue to think sequentially



SIMD Parallelism

- Vector architectures
- SIMD extensions
- Graphics Processor Units (GPUs)
- For x86 processors:
 - Expect two additional cores per chip per year
 - SIMD width to double every four years
 - Potential speedup from SIMD to be twice that from MIMD!



SIMD Parallelism

❖ Vector Processors (VPs)

❖ Graphics Processor Units (GPUs)

SIMD Mode

Scalar Mode

SIMD Instruction Pool

The state of the stat



Vector Architectures

- Basic idea:
 - Read sets of data elements into "vector registers"
 - Operate on those registers
 - Disperse the results back into memory
- Registers are controlled by compiler
 - Used to hide memory latency
 - Leverage memory bandwidth




VMIPS

- Example architecture: VMIPS
 - Loosely based on Cray-1
 - Vector registers
 - Each register holds a 64-element, 64 bits/element vector
 - Register file has 16 read ports and 8 write ports
 - Vector functional units
 - Fully pipelined
 - Data and control hazards are detected
 - Vector load-store unit
 - Fully pipelined
 - One word per clock cycle after initial latency
 - Scalar registers
 - 32 general-purpose registers
 - 32 floating-point registers



VMIPS





VMIPS Instructions

ADDVV.D: add two vectors

ADDVS.D: add vector to a scalar

LV/SV: vector load and vector store from address

Example: DAXPY

```
L.D F0,a ; load scalar a
```

LV V1,Rx ; load vector X

MULVS.D V2,V1,F0 ; vector-scalar multiply

LV V3,Ry ; load vector Y

ADDVV V4,V2,V3; add

SV Ry,V4 ; store the result

Requires 6 instructions vs. almost 600 for MIPS



- Execution time depends on three factors:
 - Length of operand vectors
 - Structural hazards
 - Data dependencies
- VMIPS functional units consume one element per clock cycle
 - Execution time is approximately the vector length
- Convey
 - Set of vector instructions that could potentially execute together



Vector Execution Time






- A convoy of instructions must complete execution before any other instructions can begin execution
- Sequences with RAW dependency hazards can be in the same convoy via chaining



Chaining

- Allows a vector operation to start as soon as the individual elements of its vector source operand is available
- Result from the first functional unit in the chain is forwarding to second functional unit
- ❖ A vector instruction is chained to another vector instruction





- Start-up time: Time between initialization of the instruction and time the first result emerges from pipeline
- Once pipeline is full, result is produced every cycle.
- If vector lengths were infinite, start-up overhead is amortized
- But for finite vector lengths, it adds significant overhead



Chimes

 Sequences with read-after-write dependency hazards can be in the same convey via chaining

Chaining

 Allows a vector operation to start as soon as the individual elements of its vector source operand become available

Chime

- Unit of time to execute one convey
- m conveys executes in m chimes
- For vector length of *n*, requires *m* x *n* clock cycles



Example

LV V1,Rx ;load vector X

MULVS.D V2,V1,F0 ;vector-scalar multiply

LV V3,Ry ;load vector Y

ADDVV.D V4,V2,V3 ;add two vectors

SV Ry,V4 ;store the sum

Convoys:

1 LV MULVS.D

2 LV ADDVV.D

3 SV

3 chimes, 2 FP ops per result, cycles per FLOP = 1.5 For 64 element vectors, requires $64 \times 3 = 192$ clock cycles




Challenges


- Start up time
 - Latency of vector functional unit
 - Assume the same as Cray-1
 - Floating-point add => 6 clock cycles
 - Floating-point multiply => 7 clock cycles
 - Floating-point divide => 20 clock cycles
 - Vector load => 12 clock cycles
- Improvements:
 - > 1 element per clock cycle
 - Non-64 wide vectors
 - IF statements in vector code
 - Memory system optimizations to support vector processors
 - Multiple dimensional matrices
 - Sparse matrices
 - Programming a vector computer




Multiple Lanes

- Element n of vector register A is "hardwired" to element
 n of vector register B
 - Allows for multiple hardware lanes







Vector Length Register

- Vector length not known at compile time?
- Use Vector Length Register (VLR)
- Use strip mining for vectors over the maximum length:
- Strip-mining, also known as loop sectioning, is a loop transformation technique for enabling SIMDencodings of loops, as well as a means of improving memory performance. By fragmenting a large loop into smaller segments or strips



Vector Mask Registers

Consider:

```
for (i = 0; i < 64; i=i+1)

if (X[i] != 0): Use of if: use Boolean vector

X[i] = X[i] - Y[i];
```

Use vector mask register to "disable" elements:

```
;load vector X into V1
LV
             V1,Rx
LV
             V2,Ry
                               ;load vector Y
L.D
             F0,#0
                               ;load FP zero into F0
SNEVS.D V1,F0
                               ;sets VM(i) to 1 if V1(i)!=F0
SUBVV.D V1,V1,V2
                               :subtract under vector mask
SV
             Rx,V1
                               ;store the result in X
```

GFLOPS rate decreases!



Vector Mask Registers

Advanced Features: Masking

• What if the operations involve only some elements of the array, depending on some run-time condition?

```
for (i=0; i<64; i++)
if (b[i] != 0)
a[i] = b[i] + s;
```

- Solution: masking
 - Add a new boolean vector register (<u>the vector mask register</u>)
 - The vector instruction then only operates on elements of the vectors whose corresponding bit in the mask register is 1
 - Add new vector instructions to set the mask register
 - E.g., SNEVS.D V1, F0 sets to 1 the bits in the mask registers whose corresponding elements in V1 are not equal to the value in F0
 - CVM instruction sets all bits of the mask register to 1



Vector Mask Registers

Advanced Features: Masking

```
for (i=0; i<64; i++)
if (b[i] != 0)
a[i] = b[i] + s;
```

- Vector code:
 - F2 contains the value of s and F0 contains zero
 - R1 contains the address of the first element of a
 - R2 contains the address of the first element of b
 - Assume vector registers have 64 double precision elements

```
LV V1,R2 ;V1=array b
SNEVS.D V1,F0 ;mask bit is 1 if b !=0
ADDVS.D V2,V1,F2 ;main computation
CVM
SV V2,R1 ;store result
```



Memory Banks

- Memory system must be designed to support high bandwidth for vector loads and stores
- Spread accesses across multiple banks
 - Control bank addresses independently
 - Load or store non sequential words
 - Support multiple vector processors sharing the same memory

Example:

- 32 processors, each generating 4 loads and 2 stores/cycle
- Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
- How many memory banks needed?



Memory Banks

Example:

- 32 processors, each generating 4 loads and 2 stores/cycle
- Processor cycle time is 2.167 ns, SRAM cycle time is 15 ns
- How many memory banks needed?
 - 32 processors x 6 =192 accesses,
 - 15ns SDRAM cycle /2.167ns processor cycle≈7 processor cycles
 - 7 x 192 → 1344!



Memory Banks

The largest configuration of a Cray T90 (Cray T932) has 32 processors, each capable of generating 4 loads and 2 stores per clock cycle. The processor clock cycle is 2.167 ns, while the cycle time of the SRAMs used in the memory system is 15ns. Calculate the minimum number of memory banks required to allow all processors to run at full memory bandwidth.

Answer

- The maximum number of memory references each cycle is 192: 32 processors times 6 references per processor. Each SRAM bank is busy for 15/2.167 = 6.92
- clock cycles, which we round up to 7 processor clock cycles.
 Therefore, we require a minimum of 192 x 7 = 1344 memory banks!



Stride

- The stride for a vector is an increment that is used to step through array storage to select the vector elements from an array.
- Consider:

```
for (i = 0; i < 100; i=i+1)

for (j = 0; j < 100; j=j+1) {

A[i][j] = 0.0;
for (k = 0; k < 100; k=k+1)

A[i][j] = A[i][j] + B[i][k] * D[k][j];
}
```

- Must vectorize multiplication of rows of B with columns of D
- Use non-unit stride
- Bank conflict (stall) occurs when the same bank is hit faster than bank busy time:



Scatter-Gather

Consider:

```
for (i = 0; i < n; i=i+1)

A[K[i]] = A[K[i]] + C[M[i]];
```

Use index vector:

LV Vk, Rk ;load K

LVI Va, (Ra+Vk) ;load A[K[]]

LV Vm, Rm ;load M

LVI Vc, (Rc+Vm) ;load C[M[]]


ADDVV.D Va, Va, Vc ;add them

SVI (Ra+Vk), Va ;store A[K[]]



Scatter-Gather

In a sparse matrix, the elements of a vector are usually stored in some compacted form and then accessed indirectly. This compact form is called the *index vector*. It only keeps track of the *useful* indices within a vector.






Scatter-Gather



index vector


data



S Ε

index vector

data



Programming Vec. Architectures

- Compilers can provide feedback to programmers
- Programmers can provide hints to compiler

Benchmark name	Operations executed in vector mode, compiler-optimized	Operations executed in vector mode, with programmer aid	Speedup from hint optimization
BDNA	96.1%	97.2%	1.52
MG3D	95.1%	94.5%	1.00
FLO52	91.5%	88.7%	N/A
ARC3D	91.1%	92.0%	1.01
SPEC77	90.3%	90.4%	1.07
MDG	87.7%	94.2%	1.49
TRFD	69.8%	73.7%	1.67
DYFESM	68.8%	65.6%	N/A
ADM	42.9%	59.6%	3.60
OCEAN	42.8%	91.2%	3.92
TRACK	14.4%	54.6%	2.52
SPICE	11.5%	79.9%	4.06
QCD	4.2%	75.1%	2.15



SIMD Extensions

- Media applications operate on data types narrower than the native word size
 - Example: disconnect carry chains to "partition" adder
- Limitations, compared to vector instructions:
 - Number of data operands encoded into op code
 - No sophisticated addressing modes (strided, scattergather)
 - No mask registers



SIMD Implementations

- Implementations:
 - Intel MMX (1996)
 - Eight 8-bit integer ops or four 16-bit integer ops
 - Streaming SIMD Extensions (SSE) (1999)
 - Eight 16-bit integer ops
 - Four 32-bit integer/fp ops or two 64-bit integer/fp ops
 - Advanced Vector Extensions (2010)
 - Four 64-bit integer/fp ops
 - Operands must be consecutive and aligned memory locations



Example SIMD Code


Example DXPY:

L.D	F0,a	;load scalar a	
MOV	F1, F0	copy a into F1 for SIMD MUL	
MOV	F2, F0	copy a into F2 for SIMD MUL	
MOV	F3, F0	copy a into F3 for SIMD MUL	
DADDIU	R4,Rx,#512	;last address to load	
Loop:	L.4D F4,0[Rx]	;load X[i], X[i+1], X[i+2], X[i+3]	
MUL.4D	F4,F4,F0	$;a\times X[i],a\times X[i+1],a\times X[i+2],a\times X[i+3]$	
L.4D	F8,0[Ry]	;load Y[i], Y[i+1], Y[i+2], Y[i+3]	
ADD.4D	F8,F8,F4	;a×X[i]+Y[i],, a×X[i+3]+Y[i+3]	
S.4D	0[Ry],F8	;store into Y[i], Y[i+1], Y[i+2], Y[i+3]	
DADDIU	Rx,Rx,#32	;increment index to X	
DADDIU	Ry,Ry,#32	;increment index to Y	
DSUBU	R20,R4,Rx	;compute bound	
BNEZ	R20,Loop	:check if done	



Roofline Performance Model


- Basic idea:
 - Plot peak floating-point throughput as a function of arithmetic intensity
 - Ties together floating-point performance and memory performance for a target machine
- Arithmetic intensity
 - Floating-point operations per byte read





Roofline Performance Model


- The roofline model [24,25] is an increasingly popular method for capturing the compute-memory ratio of a computation and hence quickly identify if the computation is compute or memory bound.
- The roofline model is often represented as a two-dimensional plot with Performance (Flops/Cycle or Flops/s) in the Y-axis and operational (also known as arithmetic or numeric) intensity (Flops/Byte) in the X-axis, as depicted in Fig.






Examples

 Attainable GFLOPs/sec Min = (Peak Memory BW × Arithmetic Intensity, Peak Floating Point Perf.)







Graphical Processing Units

Given the hardware invested to do graphics well, how can be supplement it to improve performance of a wider range of applications?


Basic idea:

- Heterogeneous execution model
 - CPU is the host, GPU is the device
- Develop a C-like programming language for GPU
- Unify all forms of GPU parallelism as CUDA thread
- Programming model is "Single Instruction Multiple Thread"




- The GPU is viewed as a compute device that:
 - Is a coprocessor to the CPU or host
 - Has its own DRAM (device memory)
 - Runs many threads in parallel
- Data-parallel portions of an application are executed on the device as kernels which run in parallel on many light weight threads
- GPU gives best performance if the application is:
 - Computation intensive
 - Many independent computations
 - Many similar computations











Graphics Processing Units

- Working on SIMD model
- Heterogeneous execution model with CPU as the host, GPU as the device
- CUDA programming language for GPU (CUDA - Compute Unified Device Architecture)
- A thread is associated with each data element
- Threads are organized into blocks, blocks into a grid
- GPU hardware handles thread management.



Threads and Blocks

- A thread is associated with each data element
- Threads are organized into blocks
- Blocks are organized into a grid

GPU hardware handles thread management, not applications or OS



Threads and Blocks

Graphics Processing Units

- ❖The GPU is good at
 - data-parallel processing when the same computation is executed on many data elements in parallel. It has low control flow overhead.
 - high floating point arithmetic intensity operations that has many calculations per memory access and high floating point to integer ratio.



- Similarities to vector machines:
 - Works well with data-level parallel problems
 - Scatter-gather transfers
 - Mask registers
 - Large register files

Differences:


- No scalar processor
- Uses multithreading to hide memory latency
- Has many functional units, as opposed to a few deeply pipelined units like a vector processor



Thread Batching: Grids and Blocks

- A kernel is executed as a grid of thread blocks
- Threads share memory space
- A thread block is a batch of threads that can cooperate with each other by:
 - Synchronizing their execution for hazard-free shared memory accesses
 - Efficiently sharing data through a low latency shared memory
- Two threads from two different blocks

a compat cooperate






- How a thread works?
 - Scan elements of array of numbers
 - ❖ How many times does 6 appear in an array of 16 elements
 - ❖Total 4 threads
 - Each thread examines 4 elements,
 - 1 block in grid, 1 grid



Block and Thread IDs

- Threads and blocks have IDs
 - Block ID: 1D or 2D (blockldx.x, blockldx.y)
 - Thread ID: 1D, 2D, or 3D (threadIdx.{x,y,z})
- Simplifies memory addressing when processing multidimensional data






- How a thread works?
 - Scan elements of array of numbers
 - How many times does 6 appear in an array of 16 elements
 - ❖Total 4 threads
 - Each thread examines 4 elements,






- Multiply two vectors of length 8192
- Grid entire code
- Grid is divided into blocks
- ❖ Grid size = 16 blocks
- Block is assigned to few multithreaded SIMD processor
- 16 multithreaded SIMD processor
- Each SIMD instruction executes 32 elements at a time,
- ♣ Hara 512 threads per block ∨





- Multiply two vectors of length 8192
- ❖ Grid entire code
- Grid is divided into blocks
- ❖ Grid size = ¹(6 blocks)
- Block is assigned to few multithreaded SIMD processor
- 16 multithreaded SIMD processor
- Each SIMD instruction executes 32 elements at a time.
- ♣ Hara 512 threads per block ✓





Reductions

Transform to...

for (i=9999; i>=0; i=i-1)

for (i=9999; i>=0; i=i-1)

finalsum = finalsum + sum[i]

Reduction Operation:

Do on p processors:

```
for (i=999; i>=0; i=i-1)
```

finalsum[p] = finalsum[p] + sum[i+1000*p];

Add the last socially



Example

- Multiply two vectors of length 8192
 - Code that works over all elements is the grid
 - Thread blocks break this down into manageable sizes
 - 512 threads per block
 - SIMD instruction executes 32 elements at a time
 - Thus grid size = 16 blocks
 - Block is analogous to a strip-mined vector loop with vector length of 32
 - Block is assigned to a multithreaded SIMD processor by the thread block scheduler
 - Current-generation GPUs (Fermi) have 7-15 multithreaded SIMD processors



Terminology

- Threads of SIMD instructions
 - Each has its own PC
 - Thread scheduler uses scoreboard to dispatch
 - No data dependencies between threads!
 - Keeps track of up to 48 threads of SIMD instructions
 - Hides memory latency
- Thread block scheduler schedules blocks to SIMD processors
- Within each SIMD processor:
 - 32 SIMD lanes
 - Wide and shallow compared to vector processors



Example

- NVIDIA GPU has 32,768 registers
 - Divided into lanes
 - Each SIMD thread is limited to 64 registers
 - SIMD thread has up to:
 - 64 vector registers of 32 32-bit elements
 - 32 vector registers of 32 64-bit elements
 - Fermi has 16 physical SIMD lanes, each containing 2048 registers



NVIDIA Instruction Set Arch.

- ISA is an abstraction of the hardware instruction set
 - "Parallel Thread Execution (PTX)"
 - Uses virtual registers
 - Translation to machine code is performed in software
 - Example:

```
shl.s32 R8, blockldx, 9 ; Thread Block ID * Block size (512 or 29) add.s32 R8, R8, threadIdx; R8 = i = my CUDA thread ID Id.global.f64 RD0, [X+R8] ; RD0 = X[i] Id.global.f64 RD2, [Y+R8] ; RD2 = Y[i] mul.f64 R0D, RD0, RD4 ; Product in RD0 = RD0 * RD4 (scalar a) add.f64 R0D, RD0, RD2 ; Sum in RD0 = RD0 + RD2 (Y[i]) st.global.f64 [Y+R8], RD0 ; Y[i] = sum (X[i]*a + Y[i])
```



Conditional Branching

- Like vector architectures, GPU branch hardware uses internal masks
- Also uses
 - Branch synchronization stack
 - Entries consist of masks for each SIMD lane
 - I.e. which threads commit their results (all threads execute)
 - Instruction markers to manage when a branch diverges into multiple execution paths
 - Push on divergent branch
 - ...and when paths converge
 - Act as barriers
 - Pops stack
- Per-thread-lane 1-bit predicate register, specified by programmer



Example

```
if (X[i] != 0)

X[i] = X[i] - Y[i];

else X[i] = Z[i];
```

Id.global.f64 RD0, [X+R8] ; RD0 = X[i]

setp.neq.s32 P1, RD0, #0 ; P1 is predicate register 1

@!P1, bra ELSE1, *Push ; Push old mask, set new mask bits

; if P1 false, go to ELSE1

Id.global.f64 RD2, [Y+R8] ; RD2 = Y[i]

sub.f64 RD0, RD0, RD2 ; Difference in RD0

st.global.f64 [X+R8], RD0 ; X[i] = RD0

@P1, bra ENDIF1, *Comp ; complement mask bits

; if P1 true, go to ENDIF1

ELSE1: Id.global.f64 RD0, [Z+R8]; RD0 = Z[i]

st.global.f64 [X+R8], RD0 ; X[i] = RD0

ENDIF1: <next instruction>, *Pop ; pop to restore old mask



NVIDIA GPU Memory Structures

- Each SIMD Lane has private section of off-chip DRAM
 - "Private memory"
 - Contains stack frame, spilling registers, and private variables
- Each multithreaded SIMD processor also has local memory
 - Shared by SIMD lanes / threads within a block
- Memory shared by SIMD processors is GPU Memory
 - Host can read and write GPU memory




Fermi Architecture Innovations

- Each SIMD processor has
 - Two SIMD thread schedulers, two instruction dispatch units
 - 16 SIMD lanes (SIMD width=32, chime=2 cycles), 16 load-store units, 4 special function units
 - Thus, two threads of SIMD instructions are scheduled every two clock cycles
- Fast double precision
- Caches for GPU memory
- 64-bit addressing and unified address space
- Error correcting codes
- Faster context switching
- Faster atomic instructions



Fermi Multithreaded SIMD Proc.





- Focuses on determining whether data accesses in later iterations are dependent on data values produced in earlier iterations
 - Loop-carried dependence

Example 1:

for (i=999; i>=0; i=i-1)
$$x[i] = x[i] + s;$$

No loop-carried dependence



Example Consider a loop like this one:

```
for (i=0; i<100; i=i+1) {
    A[i+1] = A[i] + C[i]; /* S1 */
    B[i+1] = B[i] + A[i+1]; /* S2 */
}
```

Assume that A, B, and C are distinct, nonoverlapping arrays. (In practice, the arrays may sometimes be the same or may overlap. Because the arrays may be passed as parameters to a procedure that includes this loop, determining whether arrays overlap or are identical often requires sophisticated, interprocedural analysis of the program.) What are the data dependences among the statements \$1 and \$2 in the loop?

Answer There are two different dependences:

- S1 uses a value computed by S1 in an earlier iteration, since iteration 1 computes A[1+1], which is read in iteration 1+1. The same is true of S2 for B[1] and B[1+1].
- S2 uses the value A[i+1] computed by S1 in the same iteration.



Consider a loop like this one:

```
for (i=0; i<100; i=i+1) {
    A[i] = A[i] + B[i]; /* S1 */
    B[i+1] = C[i] + D[i]; /* S2 */
}
```

What are the dependences between \$1 and \$2? Is this loop parallel? If not, show how to make it parallel.

Statement S1 uses the value assigned in the previous iteration by statement S2, so there is a loop-carried dependence between S2 and S1. Despite this loop-carried dependence, this loop can be made parallel. Unlike the earlier loop, this dependence is not circular; neither statement depends on itself, and although S1 depends on S2, S2 does not depend on S1. A loop is parallel if it can be written without a cycle in the dependences, since the absence of a cycle means that the dependences give a partial ordering on the statements.



Consider a loop like this one:

```
for (i=0; i<100; i=i+1) {
    A[i] = A[i] + B[i]; /* S1 */
    B[i+1] = C[i] + D[i]; /* S2 */
}
```

What are the dependences between \$1 and \$2? Is this loop parallel? If not, show how to make it parallel.

Example

The following loop has multiple types of dependences. Find all the true dependences, output dependences, and antidependences, and eliminate the output dependences and antidependences by renaming.

```
for (i=0; i<100; i=i+1) {
    Y[i] = X[i] / c; /* S1 */
    X[i] = X[i] + c; /* S2 */
    Z[i] = Y[i] + c; /* S3 */
    Y[i] = c - Y[i]; /* S4 */
}
```

Answer

The following dependences exist among the four statements:

- There are true dependences from \$1 to \$3 and from \$1 to \$4 because of Y[i].
 These are not loop carried, so they do not prevent the loop from being considered parallel. These dependences will force \$3 and \$4 to wait for \$1 to complete.
- 2. There is an antidependence from S1 to S2, based on X[1].
- There is an antidependence from S3 to S4 for Y[1].
- There is an output dependence from \$1 to \$4, based on Y[1].

The following version of the loop eliminates these false (or pseudo) dependences.

```
for (i=0; i<100; i=i+1 {
    T[i] = X[i] / c; /* Y renamed to T to remove output dependence */
    X1[i] = X[i] + c;/* X renamed to X1 to remove antidependence */
    Z[i] = T[i] + c;/* Y renamed to T to remove antidependence */
    Y[i] = c - T[i];
}</pre>
```



Example 2:

- S1 and S2 use values computed by S1 in previous iteration
- S2 uses value computed by S1 in same iteration



Example 3:

- S1 uses value computed by S2 in previous iteration but dependence is not circular so loop is parallel
- Transform to:

```
A[0] = A[0] + B[0];

for (i=0; i<99; i=i+1) {

B[i+1] = C[i] + D[i];

A[i+1] = A[i+1] + B[i+1];

}

B[100] = C[99] + D[99];
```



Example 4:

```
for (i=0;i<100;i=i+1) {
A[i] = B[i] + C[i];
D[i] = A[i] * E[i];
}
```

Example 5:

```
for (i=1;i<100;i=i+1) {
 Y[i] = Y[i-1] + Y[i];
}
```



- Assume indices are affine:
 - \bullet a x i + b (i is loop index)

- Assume:
 - Store to $a \times i + b$, then
 - Load from $c \times i + d$
 - *i* runs from *m* to *n*
 - Dependence exists if:
 - Given j, k such that $m \le j \le n$, $m \le k \le n$
 - Store to $a \times j + b$, load from $a \times k + d$, and $a \times j + b = c \times k + d$



- Generally cannot determine at compile time
- Test for absence of a dependence:
 - GCD test:
 - If a dependency exists, GCD(c,a) must evenly divide (d-b)

Example:

```
for (i=0; i<100; i=i+1) {
    X[2*i+3] = X[2*i] * 5.0;
}
```



Example 2:

```
for (i=0; i<100; i=i+1) {
    Y[i] = X[i] / c; /* S1 */
    X[i] = X[i] + c; /* S2 */
    Z[i] = Y[i] + c; /* S3 */
    Y[i] = c - Y[i]; /* S4 */
}
```

 Watch for antidependencies and output dependencies



Example 2:

```
for (i=0; i<100; i=i+1) {
    Y[i] = X[i] / c; /* S1 */
    X[i] = X[i] + c; /* S2 */
    Z[i] = Y[i] + c; /* S3 */
    Y[i] = c - Y[i]; /* S4 */
}
```

 Watch for antidependencies and output dependencies



Example Consider a loop like this one:

```
for (i=0; i<100; i=i+1) {
    A[i+1] = A[i] + C[i]; /* S1 */
    B[i+1] = B[i] + A[i+1]; /* S2 */
}
```

Assume that A, B, and C are distinct, nonoverlapping arrays. (In practice, the arrays may sometimes be the same or may overlap. Because the arrays may be passed as parameters to a procedure that includes this loop, determining whether arrays overlap or are identical often requires sophisticated, interprocedural analysis of the program.) What are the data dependences among the statements \$1 and \$2 in the loop?

Answer There are two different dependences:

- S1 uses a value computed by S1 in an earlier iteration, since iteration 1 computes A[1+1], which is read in iteration 1+1. The same is true of S2 for B[1] and B[1+1].
- S2 uses the value A[i+1] computed by S1 in the same iteration.



Consider a loop like this one:

```
for (i=0; i<100; i=i+1) {
    A[i] = A[i] + B[i]; /* S1 */
    B[i+1] = C[i] + D[i]; /* S2 */
}
```

What are the dependences between \$1 and \$2? Is this loop parallel? If not, show how to make it parallel.

Statement S1 uses the value assigned in the previous iteration by statement S2, so there is a loop-carried dependence between S2 and S1. Despite this loop-carried dependence, this loop can be made parallel. Unlike the earlier loop, this dependence is not circular; neither statement depends on itself, and although S1 depends on S2, S2 does not depend on S1. A loop is parallel if it can be written without a cycle in the dependences, since the absence of a cycle means that the dependences give a partial ordering on the statements.



Consider a loop like this one:

```
for (i=0; i<100; i=i+1) {
    A[i] = A[i] + B[i]; /* S1 */
    B[i+1] = C[i] + D[i]; /* S2 */
}
```

What are the dependences between \$1 and \$2? Is this loop parallel? If not, show how to make it parallel.



Example

The following loop has multiple types of dependences. Find all the true dependences, output dependences, and antidependences, and eliminate the output dependences and antidependences by renaming.

```
for (i=0; i<100; i=i+1) {
	Y[i] = X[i] / c; /* S1 */
	X[i] = X[i] + c; /* S2 */
	Z[i] = Y[i] + c; /* S3 */
	Y[i] = c - Y[i]; /* S4 */
}
```

Answer

The following dependences exist among the four statements:

- There are true dependences from \$1 to \$3 and from \$1 to \$4 because of Y[i].
 These are not loop carried, so they do not prevent the loop from being considered parallel. These dependences will force \$3 and \$4 to wait for \$1 to complete.
- 2. There is an antidependence from S1 to S2, based on X[1].
- There is an antidependence from S3 to S4 for Y[1].
- There is an output dependence from \$1 to \$4, based on Y[1].

The following version of the loop eliminates these false (or pseudo) dependences.

```
for (i=0; i<100; i=i+1 {
    T[i] = X[i] / c; /* Y renamed to T to remove output dependence */
    X1[i] = X[i] + c;/* X renamed to X1 to remove antidependence */
    Z[i] = T[i] + c;/* Y renamed to T to remove antidependence */
    Y[i] = c - T[i];
}</pre>
```



Reductions

Reduction Operation:

```
for (i=9999; i>=0; i=i-1)

sum = sum + x[i] * y[i];
```

Transform to...

```
for (i=9999; i>=0; i=i-1)

sum [i] = x[i] * y[i];

for (i=9999; i>=0; i=i-1)

finalsum = finalsum + sum[i];
```

Do on p processors:

```
for (i=999; i>=0; i=i-1)
finalsum[p] = finalsum[p] + sum[i+1000*p];
```

Note: assumes associativity!

