Computer Organization Lab 2

教授:蔡文錦

TAs:林浩君、薛乃仁、許承壹

Table of Contents

- Objectives
- Task Description
- Environment
- Testing Data Format
- Submission
- Reference

Objectives

In Lab 2, we are going to implement an 32-bit **ALU** (**Arithmetic Logic Unit**) and a **shifter** by Verilog. Through this lab, students will learn how to design the function unit of a processor to support its instruction set. Note that you should **design these circuits in gate level as combinational logic instead of sequential logic**. The ALU and shifter designed in this lab may also be used in most of the succeeding lab units.

Task Description

- Attached Files
- Arithmetic Logic Unit(ALU)
 - Overview
 - ALU Control Signals Table
 - 1-bit ALU Architecture Diagram
 - 32-bit ALU Architecture Diagram
 - Special Design Detail of The Last ALU Unit
- Shifter
 - Overview
 - Shifter Control Signals Table

Attached Files


The attached files are composed of

- ALU.v
- ALU_1bit.v
- Full_adder.v
- Shifter.v
- TestBench.v

Please use these files to design your ALU and shifter architecture. You may create additional module (.v file) for your design if necessary, but we will use another testbench to test your code, so you should make sure it would work on our own testbench.

Arithmetic Logic Unit(ALU) Overview

The block diagram of the 32-bit ALU for this lab is shown in the following figure



You should generate three outputs of the ALU:

- **result**: the computation result
- **zero**: A 1-bit output control signal.
 - set to 1 when the result is 0.
 - set to 0 otherwise.
- overflow: A 1-bit output control signal.
 - set to 1 when the result overflows (add, sub).
 - set to 0 otherwise.


ALU Control Signals Table

The operations and corresponded control signals for the ALU are described in the following table. Note that all operations in the table are 32-bit operations. So, you should implement a typical 1-bit ALU first and then **build the 32-bit ALU by 32 1-bit ALUs**.

Operation	Control line			Value of result
	invertA	invertB	operation	
Add	0	0	10	aluSrc1 + aluSrc2
Sub	0	1	10	aluSrc1 -aluSrc2
And	0	0	01	aluSrc1 & aluSrc2
Or	0	0	00	aluSrc1 aluSrc2
Nand	1	1	00	~(aluSrc1 & aluSrc2)
Nor	1	1	01	~(aluSrc1 aluSrc2)
Slt	0	1	11	(aluSrc1 < aluSrc2)? 1: 0


1-bit ALU Architecture Diagram

The diagram of a typical 1-bit ALU to be implemented in this lab is shown in the following figure.



32-bit ALU Architecture Diagram


Each input signal of the whole 32-bit ALU will be connected to the corresponding input of 1-bit ALU. Moreover, carryOut of ALUi will be connected to carryIn of ALUi+1.




Special Design Detail of The Last ALU Unit(ALU31)

The design of ALU31 is different from that of other typical 1-bit ALUs. There are two additional signals generated by ALU31 and are described as follows:

- set: A 1-bit control line, it is generated by ALU31 and send to ALU0 as the "Less" signal.
- **overflow**: A 1-bit output control signal, it is set to 1 when overflow occurs (add, sub).



Shifter Overview



The Shifter Contains the following inputs and outputs:

- **sftSrc**: A 32-bit input data, which is the source data of the shifter.
- **leftRight**: A 1-bit input control signal.
 - Set to 0 —> logical left shift
 - Set to 1 —> logical right shift
- **shamt**: A 5-bit input data, which represents the number of bit positions to be shifted.
- result: A 32-bit output data, which represents the shifting result of the shifter.

Shifter Control Signals Table

Note that all the operations of the shifter are 32-bit, which may logical left/right shift by X bits position each time.

Operation	Control line		Value of result
	leftRight	shamt	
Shift right logical by X bit	1	X	sftSrc >> X
Shift left logical by X bit	0	X	sftSrc << X

Environment

Please follow the steps in attached ppt "iverilog installation.pptx" to install iverilog if you are using Windows as your operating system.

You can use TestBench.v and the testing data to test your code. Put all .v files and .txt(test and ans file) in the same path and use iverilog to compile TestBench.v.

Testing Data Format

The format of the test data for ALU is shown below.

The format of the test data for shifter is shown below.

Submission

- The files you should hand in include:
 - o ALU.v
 - ALU_1bit.v
 - Shifter.v
 - Any other files you need in your design
- Compress the above file into one zip file, and name your zip file as HW2_{studentID}.zip (e.g. HW2_0811510.zip)
- Wrong format will have 10% penalty.
- Any assignment work by fraud will get a zero point.
- Late submission will have 20% penalty per day. The submission will no longer be accepted three days after deadline.

Reference

- ALU筆記
- Overflow Design