

Verilog 簡介-- for Lab 0

Reference:

M. Morris Mano and Michael D. Ciletti, *Digital Design*, 5th ed., 2013, Prentice Hall. (§3-9)

J.J. Shann

1



Design Flow of an Integrated Circuit (IC)

- Major steps in the design flow of an IC:
 - Design entry: Verilog HDL: Hardware Description Language
 - > creates an HDL-based description of the functionality that is to be implemented in hardware
 - Function simulation or verification: iVerilog, Vivado, ...
 - > displays the behavior of a digital system, e.g., simulation waveforms, through the use of a computer
 - Logic synthesis
 - > derives a list of physical components and their interconnections, *netlist*, from the model of a digital system described in an HDL
 - Timing verification
 - > confirms that the fabricated IC will operate at a specified speed
 - Fault simulation
 - > compares the behavior of an ideal ckt w/ the behavior of a ckt that contains a process-induced flaw

J.J. Shann HDL-2



Verilog Model

- Verilog model: case sensitive
 - is composed of text using keywords (100)
- Keywords:
 - are predefined *lowercase* identifiers that define the language constructs
 - E.g.s: module, endmodule, input, output, wire, and, or, not, ...
- Comments:
 - _ //: single-line comment
 - _ /* */: multiline comments
- File name: .v

J.J. Shann HDL-3

HDL-4

-3




Synthesizable Modules & Testbench


- HDL code may be divided into *synthesizable modules* and a *testbench*.
- Synthesizable modules:
 - describe the hardware




- Testbench:
 - contains code to apply inputs to a module, check whether the output results are correct, and print discrepancies b/t expected and actual outputs.
 - * Testbench code is intended only for **simulation** and cannot be synthesized. Testbench
- * No input/output port.

Testbench
Stimuli: Instantiation of module(s) Response








```
module Simple_Circuit(A, B, C, D, E);
                                             output D, E;
                                                    A, B, C;
                                             input
                                             wire
                                                    w1;
                                             and
                                                    G1(w1, A, B);
                                                     G2(E, C);
                                             not
                                             or
                                                     G3(D, w1, E);
Identifiers:
                                          endmodule
      are names given to modules, variables, and other elements
      of the language for reference in the design
      are composed of alphanumeric characters and the
      underscore "_ ", but can not start w/ a number.
      are case sensitive
   * Choose meaningful names for modules.
■ Each statement must be terminated w/ a "; ", but
   not after endmodule.
                                                       J.J. Shann HDL-7
```




8









2