

### Digital Circuit Design 數位電路設計

Jean Shann (單智君)
Dept. of Computer Science
NCTU
Spring 2022

J.J. Shann

1



## Class

- ♦ Class:
  - 2-hour in-person/on-site class: Wed. 34 (EC122)
    - \* On-line class for the first two weeks by google meet!
      Google meet: https://meet.google.com/wsu-mbhr-hxy
  - 1-hour/2-hour asynchronous on-line class:

Course Video

(每週 兩小時實體課程 + 一或兩小時非 同步線上課程)



#### Office & Office Hour

Office:

EC516, ext. 31832

e-mail: jjshann@cs.nctu.edu.tw (or e3)

♦ Office Hours:

Wed. 1:30PM~3:00PM

Google meet: https://meet.google.com/wsu-mbhr-hxy

(or making an appointment via e-mail)

3



## Teaching Assistant & TA Hours

- ◆陳芷羚學姐 vivian96385@gmail.com
  - Mon. 6:30PM~8:30PM
  - Google meet: https://meet.google.com/nde-caut-ozp
- ◆潘冠蓁學姐 pennypan644@gmail.com
  - Tue. 6:30PM~8:30PM
  - Google meet: https://meet.google.com/kxy-rgcr-sqy
- ◆李璨宇學長 frank.cs08@nycu.edu.tw
  - Thur. 6:30PM~8:30PM
  - Google meet: https://meet.google.com/fko-zkfn-raz
- \* May set up an appointment via e-mail



# Prerequisite

♦ Prerequisite:

Binary numbers
Limited familiarity with a

Limited familiarity with a programming language

6



## Textbook & References

♦ Textbook:

M. Morris Mano and Michael D. Ciletti, *Digital Design*, **6**<sup>th</sup> **ed.**, **2018**, Prentice Hall. (Ch1~7)

• References:

M. Morris Mano and Michael D. Ciletti, *Digital Design*, 4<sup>th</sup>/5<sup>th</sup> ed., 2007/2013, Prentice Hall.

M. Morris Mano & Charles R. Kime, *Logic and Computer Design Fundamentals*, Prentice Hall.

Charles H. Roth, Jr., *Fundamentals of Logic Design*, Thomson.

Randy H. Katz & Gaetano Borriello, *Contemporary Logic Design*, Prentice Hall.



#### **Course Contents**

- ♦ Digital Systems and Binary Numbers (Ch1)
- ♦ Boolean Algebra and Logic Gates (Ch2)
- ♦ Gate-Level Minimization (Ch3)
- ♦ Combinational Logic (Ch4)
- ♦ Synchronous Sequential Logic (Ch5)
- ♦ Registers and Counters (Ch6)
- ♦ Memory and Programmable Logic (Ch7)
- ♦ Design at the Register Transfer Level (Ch8)
- ♦ Asynchronous Sequential Logic (Ch9, 4<sup>th</sup> ed)

8




#### Grading Policy & Course Information

- Grading Policy:
- \* Adjust flexibly in response to the epidemic of COVID-19!
- Examinations:  $3,60\% \sim 80\%$ 
  - \* The 6<sup>th</sup>, 11<sup>th</sup>, 16<sup>th</sup> weeks
    - (3/23 Wed. 34) (4/27 Wed. 34) (6/1 Wed. 34)
- − Lab Units/Quizzes/Homework: 20% ~ 40%
  - Lab Units: 3~4 (Verilog)
  - Quizzes: 8~10 (?)
  - Homework: ... (?)
- Participation/Advancement
- Course Information:

https://e3.nycu.edu.tw (e3 數位教學平台)







## Overview of Digital Circuits

- Combinational circuits
- ♦ Sequential circuits
  - Synchronous sequential circuits
  - Asynchronous sequential circuits

14

