

# DIGITAL DESIGN ASSIGNMENT REPORT



Assignment ID: 3

Student Name: 李子南

Student ID: 12011517

## PART 1: DIGITAL DESIGN THEORY

$$1. \quad a) F(A, B, C, D) = AB' + C'D + AD + BC'$$

$$b) F(A, B, C, D) = (C+D)' + (A'+D)' + (A'+B)' + (B+C)'$$

$$c) F(A, B, C, D) = ((AB)'(C'D)'(AD)'(BC')')$$


$$d) F(A, B, C, D) = (A+C')(B'+D)$$

$$e) F(A, B, C, D) = ((A+C') + (B'+D'))'$$

$$f) F(A, B, C, D) = (A'C')(BD)'$$


2. Four-bit parity generator

$$F = A \oplus B \oplus C \oplus D$$



Three-bit parity checker

$$F = A \oplus B \oplus C \oplus P$$



Truth-table (Four-bit generator) Truth-table (Three-bit checker)

$\{A, B, C, D\}$	$P$	$\{A, B, C, P\}$	$F$
0 0 0 0	0	0 0 0 0	0
0 0 0 1	1	0 0 1 1	0
0 0 1 0	1	0 1 0 1	0
0 0 1 1	0	0 1 1 0	0
0 1 0 0	1	1 0 0 1	0
0 1 0 1	0	1 0 1 0	0
0 1 1 0	0	1 1 0 0	0
0 1 1 1	1	1 1 1 1	0
1 0 0 0	1	0 0 0 1	1
1 0 0 1	0	0 0 1 0	1
1 0 1 0	0	0 1 0 0	1
1 0 1 1	1	0 1 1 1	1
1 1 0 0	0	1 0 0 0	1
1 1 0 1	1	1 0 1 1	1
1 1 1 0	1	1 1 0 1	1
1 1 1 1	0	1 1 1 0	1

3. Truth table

$x$	$y$	$z$	$A$	$B$	$C$
0	0	0	0	1	0
0	0	1	0	1	1
0	1	0	1	0	0
0	1	1	1	0	1
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	0	1
1	1	1	1	1	0

For A:	0	1	1
	1	1	1


$$\Rightarrow A = y + xz$$

For B:	0	1
	1	1

$$\Rightarrow B = xy\bar{z} + x'y + y\bar{z}'$$


For C:	0	1
	1	1

$$\Rightarrow C = x'\bar{z} + x\bar{z}'$$



4.

$$\begin{array}{c}
 \begin{array}{ccc}
 B_2 & B_1 & B_0 \\
 \hline
 A_2 & A_1 & A_0
 \end{array} \\
 \begin{array}{ccc}
 A_0B_2 & A_0B_1 & A_0B_0 \\
 \hline
 A_1B_2 & A_1B_1 & A_1B_0 \\
 \hline
 A_2B_2 & A_2B_1 & A_2B_0
 \end{array}
 \end{array}$$




According to the result, we need 2 adders to calculate. and 9 AND Gate. To calculate the carry out, we need to use 2 Full adder to add the different layer.

5. a.  $I \rightarrow D_1, D_3, D_5, D_8, D_{10}, D_{14}$   
 $O \rightarrow D_0, D_2, D_4, D_6, D_7, D_9, D_{11}, D_{12}, D_{13}, D_{15}$

b.  $I \rightarrow D_0, D_1, D_2, D_3, D_5, D_6, D_8, D_9, D_{10}, D_{12}, D_{13}, D_{14}, D_{15}$   
 $O \rightarrow D_4, D_7, D_{11}$

6. Truth-table:

X	Y	Bin	Difft	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



## PART 2: DIGITAL DESIGN LAB

Task1:

74138

```

module decoder_74138 (
    a,b,c,en1,en2,en3,y0,y1,y2,y3,y4,y5,y6,y7
);
    input a,b,c,en1,en2,en3;
    output reg y0,y1,y2,y3,y4,y5,y6,y7;
    always @(*) begin
        if ({en1,en2,en3} == 3'b100) begin
            case ({a,b,c})
                3'b000: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b01111111;
                3'b001: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b10111111;
                3'b010: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11011111;
                3'b011: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11101111;
                3'b100: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11110111;
                3'b101: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111011;
                3'b110: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111101;
                3'b111: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111110;
                default: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111111;
            endcase
        end
        else begin
            {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111111;
        end
    end
endmodule

```

## 4-16

```

module decoder_416 (
    A,B,C,D,x0,x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15
);
    input A,B,C,D;
    output reg x0,x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15;
    decoder_74138 decoder(B,C,D,A,1'b0,1'b0,x8,x9,x10,x11,x12,x13,x14,x15);
    decoder_74138 decoder2(B,C,D,~A,1'b0,1'b0,x0,x1,x2,x3,x4,x5,x6,x7);
endmodule

```

## Sim74138(Using Iverilog)

```

module top_module ();
    reg [0:0] A,B,C,D,E,F;
    wire [0:0] y0,y1,y2,y3,y4,y5,y6,y7;
    decoder_74138 decoder(A,B,C,D,E,F,y0,y1,y2,y3,y4,y5,y6,y7);
    initial `probe_start;
    `probe(A);
    `probe(B);
    `probe(C);
    `probe(D);
    `probe(E);
    `probe(F);
    `probe(y0);
    `probe(y1);
    `probe(y2);
    `probe(y3);


```

```

`probe(y4);
`probe(y5);
`probe(y6);
`probe(y7);
initial begin
  {D,E,F,A,B,C} = 6'b000000;
  while ({D,E,F,A,B,C} < 6'b1111111) begin
    #10 {D,E,F,A,B,C} = {D,E,F,A,B,C} + 1;
  end
  #10 $finish;
end
endmodule

```

## Result



后面还有一部分都是0，就不放上来了。

## Sim4-16(Using Iverilog)

```

module top_module ();
  reg [0:0] A,B,C,D,En1,En2,En3;
  wire X0,X1,X2,X3,X4,X5,X6,X7,X8,X9,X10,X11,X12,X13,X14,X15;
  decoder_416 de(A,B,C,D,X0,X1,X2,X3,X4,X5,X6,X7,X8,X9,X10,X11,X12,X13,X14,X15);
  initial `probe_start;
  `probe(A);
  `probe(B);
  `probe(C);
  `probe(D);
  `probe(X0);
  `probe(X1);
  `probe(X2);
  `probe(X3);
  `probe(X4);
  `probe(X5);
  `probe(X6);
  `probe(X7);
  `probe(X8);
  `probe(X9);
  `probe(X10);
  `probe(X11);
  `probe(X13);

```


```

`probe(X14);
`probe(X15);
initial begin
    {A,B,C,D} = 4'b0000;
    while ({A,B,C,D} < 4'b1111) begin
        #10 {A,B,C,D} = {A,B,C,D} + 1;
    end
    #10 $finish;
end
endmodule

module decoder_74138 (
    a,b,c,en1,en2,en3,y0,y1,y2,y3,y4,y5,y6,y7
);
    input a,b,c,en1,en2,en3;
    output reg y0,y1,y2,y3,y4,y5,y6,y7;
    always @(*) begin
        if ({en1,en2,en3} == 3'b100) begin
            case ({a,b,c})
                3'b000: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b01111111;
                3'b001: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b10111111;
                3'b010: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11011111;
                3'b011: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11101111;
                3'b100: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11110111;
                3'b101: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111011;
                3'b110: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111101;
                3'b111: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111110;
                default: {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111111;
            endcase
        end
        else begin
            {y0,y1,y2,y3,y4,y5,y6,y7} = 8'b11111111;
        end
    end
endmodule

```




## Result




## Test on develop board

初始状态（有个灯坏了）

不亮是1





## Task2:

### 74151(8-to-1-line multiplexer)

```
module mux74151 (
    EN,S2,S1,S0,D7,D6,D5,D4,D3,D2,D1,D0,Y,W
);
    input EN,S2,S1,S0,D7,D6,D5,D4,D3,D2,D1,D0;
    output reg Y,W;
    always @(*) begin
        if(~EN)begin
            case ({S2,S1,S0})
                3'b000: Y = D0;
                3'b001: Y = D1;
                3'b010: Y = D2;
                3'b011: Y = D3;
                3'b100: Y = D4;
                3'b101: Y = D5;
                3'b110: Y = D6;
                3'b111: Y = D7;
            endcase
        end
        else begin
            Y = 1'b0;
        end
        W = ~Y;
    end
endmodule
```

func\_df

```

module func_df (
    A,B,C,D,E
);
    input A,B,C,D;
    output reg E;
    assign E = (B && D) || (A && C) || (~B && C && ~D) || (~A && ~B && ~D);
endmodule

```

## func\_1mux

```

module func_1mux (
    A,B,C,D,
    out
);
    input A,B,C,D;
    output reg out;
    wire D6;
    wire D3;
    wire D2;
    wire D1;
    wire D0;
    assign D6 = D;
    assign D3 = D;
    assign D2 = D;
    assign D1 = ~D;
    assign D0 = ~D;
    reg cache;
    mux74151 mux(1'b0,A,B,C,1'b1,D6,1'b1,1'b0,D3,D2,D1,D0,out,cache);
endmodule

```

## func\_2mux

```

module func_2mux (
    input A,B,C,D,
    output out
);
    reg tmp1,tmp2,cache1,cache2;
    mux74151 mux1(D,A,B,C,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,tmp1,cache1);
    mux74151 mux2(~D,A,B,C,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,tmp2,cache2);
    assign out = tmp1 || tmp2;
endmodule

```

## Sim74151(Using Verilog)

```

module top_module ();
    reg A,B,C,x7,x6,x5,x4,x3,x2,x1,x0;
    wire E,F;
    mux74151 mux(1'b0,A,B,C,x7,x6,x5,x4,x3,x2,x1,x0,E,F);
    initial `probe_start;
    `probe(A);
    `probe(B);
    `probe(C);


```

```

`probe(x0);
`probe(x1);
`probe(x2);
`probe(x3);
`probe(x4);
`probe(x5);
`probe(x6);
`probe(x7);
`probe(E);
`probe(F);
initial begin
  {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b00;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b0000_0000_0001;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b0001_0000_0010;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b010_0000_0100;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b011_0000_1000;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b100_0001_0000;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b101_0010_0000;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b110_0100_0000;
  #10 {A,B,C,x7,x6,x5,x4,x3,x2,x1,x0} = 11'b111_1000_0000;
  #10 $finish;
end
endmodule

```

## Result



## Simmodule(Using Iverilog)


```

module top_module ();
  reg[0:0] A,B,C,D;
  wire E,F,G;
  func_df func(A,B,C,D,E);
  func_1mux func1(A,B,C,D,F);
  func_2mux func2(A,B,C,D,G);
  initial `probe_start;
  `probe(A);
  `probe(B);
  `probe(C);
  `probe(D);
  `probe(E);
  `probe(F);
  `probe(G);
  initial begin

```

```
{A,B,C,D} = 4'b0000;  
while ({A,B,C,D} < 4'b1111) begin  
    #10 {A,B,C,D} = {A,B,C,D} + 1;  
end  
#10 $finish;  
end  
endmodule
```

## Result



由时序图可知，三种方式结果一致。