12011517 李子南 QI (1) Offset of cache have 5-bit length.

Thus cache block size is  $2^{5} = 8$  words (2) Index of cache have 5-bit length
Thus entries number is 25=32 entries (3) 4 16 132 | 232 | 160 | 1024 30 140 3100 180 2180 Address Index 0 0 4 5 0 7 0 0 4 Tag 0 0 0 0 0 0 0 0 0 Y N Y N N N Hit/Miss N N N N Y N NN N Replace N N N N (4) hit ratio = 4/12= = 0,3, mem[3072] (5) 4, 2, mem [2176] 5, 0, mem [160] 7, 0 , mem [224] Q2 (11) Address 2059 4124 65 2067 | 2200 4102 17 32 30 0 Index 0 4 0 0 0 0 0 Tag0 0 0 0 1 0 0 0 2 2 Tag1 N N N N N Hit/Miss Replace (2) cache size = 2 x 2 x 2 x 2 = 2 = 4096 word (3) Index Data Data Tag Tag 0 0 mem[0] 2 mem[4096] 1 1 mem[ 2064] mem[16] 2 0 mem[32]

4

9

22

0

1

0

mem[64]

mem[2192]

mem[352]

360

22

0

N

N

```
Q3. (1) Page size = 2" = 4 KiB
          PTEs = 2^{(43-12)} = 2^{31}
      (2) PTE size X PTEs = 233 = 8 G i B
Q4. (1) Because 128=2^7, we need 7+128 parity bits to protect it.
       (2) 0x566 = 010111000110
            The parity bit is 0110
             P. = 0, 010111000110 there are two 1. is correct
            p_3=1, 0.10\overline{111000110} there are four 1, is correct p_3=1, 0.10\overline{111000110} there are three 1, is wrong p_4=0, 0.10\overline{111000110} there are two 1, is correct
             Thus, the 4-th bit is wrong, it should be 010011000110
```