

A

A

B

B

**DESIGNED FOR:**  
 2 layer stackup (1.6mm) – JLCPCB  
 Core Er = 4.6 @ 1 GHz  
 Core Loss Tan = 0.025 @ 1 GHz

C

C

Top Solder Mask	0.01
Top Layer	0.035
Core	1.5
Bottom Layer	0.035
Bottom Solder Mask	0.01

D

D

REV1 BUGS / THINGS TO IMPROVE:

**Project Name: PCB Log Periodic Antenna (0.8–6 GHz)**

**Sheet Name: Root**

Sheet Path: /

File Name: LOG\_PERIODIC\_PCB.kicad\_sch

Size: A4 Date: 2026-01-03

Designed By: Andrzej Laczewski Rev: 1

Website: www.bytechlab.com Id: #/1

**BYTECHLAB  
RESEARCH**

