The RAT Assembler

RAT Assembler Overview

The RAT assembler, *ratasm*, was written in a CYGWIN environment and is based on standard scanning (FLEX) and parsing (YACC) tools. The ratasm assembler is a two-pass assembler; the first pass is dedicated primarily to label assignment while the second pass handles opcode assignment of the assembly instructions and inserts startup code when required.

RATASM File Generation

ratasm was designed with the beginning assembly language coder in mind. For this reason, in depth error checking and reporting is one of the main characteristics of ratasm. Running ratasm generates several files which have some use somewhere useful and are happily listed below.

xxx.asl

This is the output list file associated with the assembly language program that was assembled. This file is generated automatically when program is assembled whether the program was assembled without errors or not. In the case where the program has errors, this file lists those errors, and in most cases, also lists a useful comment. For this file, the "XXX" is replaced by name given to the program that ratasm was attempting to assemble.

The output listing file likewise provides all associated instruction opcodes, assembler directives, data memory information, symbol table listing, and other useful information. If your program contains errors, the errors are listed in this file as well as the error file. If there's any information not provided in the output listing file, then you probably don't need it.

xxx.err

If the program you are attempting to compile contains errors, the list of errors and error messages will be printed in this file. There are basically two types of errors in the ratasm assembler: 1) errors that the assembler can pinpoint, and 2) errors that the assembler knows is an error but does not know what exactly is incorrect. In the first case, a relatively helpful error message will be printed out. In the second case, however, very little or no information will be provided other than the line where ratasm assumes the error occurred.

prog_rom.vhd

This file is a VHDL model of a ROM object containing the machine code for the successfully assembled program. This file is only generated if the program successfully assembles. If the program does not assemble correctly, any existing prog_rom.vhd file existing in the directory where ratasm was executed from is deleted.

xxx.dbg

This is a specially formatted file containing information used by the debugger. If you're not the debugger, then you won't be needing the information contained in this file.

Assembly Language Overview

Assembly language programs have four distinct parts: 1) comments, 2) labels, 3) assembler directives, and 4) assembly language instructions. The ratasm enforces theses guidelines in an effort to make the resulting assembly code more understandable to the human reader.

The ratasm memory space is divided into data memory and program memory and is referred to as the *data* and *code* segments, respectively. Assembly language instructions can only appear in the code segment. Assembler directives that define memory can only appear in the data segment while non-memory type assembler directives can appear in either data or code segments. The code and data segment directives are described below. Comments can appear anywhere in the source file listing.

RAT Assembler Comments

The semi-colon character, ";" is used in the RAT assembler in order to indicate a comment. The comment character can appear in any column of source code text. All text that follows the comment character on any source code line is considered to be the comment and is thus ignored by the assembler.

RAT Assembler Labels

The ratasm assembler uses labels to mark locations in both the code and data segments. These locations can then be utilized by various instructions in the code segment. Labels are specified by a string followed immediately (without white space) by a colon. Label definitions can appear in either the code segment or data segment and used accordingly. Label definitions in the code segment can appear as the first field in any valid instruction or can appear on lines by themselves. Label definitions in the data segment can appear with out associated assembler directives. Label definitions can appear on associated with some directives, but not all of them (see the section on assembler directives). Multiple label definitions cannot appear on the same line. In other words, only total wankers try to use more than one label per line.

RAT Assembler Directives

The ratasm assembler as several directives which allow the assembly programmer much more versatility in the way they write their code. In some cases, the directives enforce a clear and concise style of programming and generate errors and warning upon non-compliance with provided rules. The current list of assembler directives are typical of the set of directives found in most assemblers. Once again, misuse of the directives will generate an often rude but encouraging error message.

| Directive | Short Description |
|-----------|--|
| .CSEG | Indicates following information is associated with code segment |
| .DSEG | Indicates following information is associated with data segment |
| .ORG | Allows to adjust information placement in code and data segments |
| .EQU | Allows numeric values to be associated with strings |
| .DEF | Allows register file register to be associate with string |
| .BYTE | Allows user to reserve uninitialized memory |
| .DB | Allows user to reserve and initialize memory |

Table 1: The short list of ratasm assembler directives.

Directive: .ORG

The .ORG directive is known to stand for "origin". This directive is used to placed data and instructions at known locations in either the data or code segments. The .ORG directive takes one argument which is used to set the location counter in the given segment. Both the code and data sections maintain their own counters which are incremented according to the data that is declared (the data segment) or the instructions that are listed (the code segment). The .ORG directive effectively sets these respective counters to the value associated with the argument provided with the .ORG directive. The .ORG directive can be used in either the code or data segment and has the affect of set the location counter associated with the current segment. The .ORG directive must appear in the first column of the source listing and thus have a label on the same line. Figure 1 shows a programming example of the .ORG directive (as well as some other soon to be discussed directives).

Figure 1: Example usage of the .ORG directives in both code and data segments.

Segment Directives: .CSEG and .DSEG

The MCU memory space is divided into a code segment and a data segment. The opcodes of all program instructions are placed in program memory and is thus considered the code codement. All declared data is associated with data memory and is thus considered the data segment. Executable instructions must be declared within the code segment while memory must be

declared in the data segment. The .CSEG and .DSEG directives provide a means to differentiate between code and data segments. Details are listed below.

Directive: .CSEG

The .CSEG directive is used to indicate that all the labels after the .CSEG directive are defined in terms program memory (as opposed to data memory). Instructions can only appear in the code segment while data can only be declared in the data segment. Attempts to declare memory in the code segment will result in an assembler error.

The .CSEG directive takes no argument. When the .CSEG directive is used, the code memory address will revert back to the either the code memory position one location after the previously issued instruction or revert back to the previously issued .ORG value that was issued in the code segment. The .CSEG directive must appear in the first column of the source listing and thus cannot have a label on the same line. Figure 1 shows an example of .CSEG usage.

Directive: .DSEG

The .DSEG directive is used to indicate that all the labels after the .DSEG directive are defined in terms program memory (as opposed to data memory). Instructions can only appear in the code segment while data can only be declared in the data segment. Attempts to declare instructions in the data segment will result in an assembler error.

The .DSEG directive takes no argument. When the .DSEG directive is used, the data memory address will revert back to the either the data memory position one location after the previously declared memory or revert back to the previously issued .ORG value that was issued in the code segment. The .DSEG directive must appear in the first column of the source listing and thus must not have a label on the same line. Figure 1 shows an example of .DSEG usage.

Directive: .BYTE

The .BYTE directive is used to reserve a given number of uninitialized memory locations starting at the current data memory address. This directive can be used both with and without a label on the same line. When the .BYTE directive is used with a label, the label is assigned the current data memory counter. When the .BYTE directive is used without a label, memory is initialized at the current address in data memory. The one argument to the .BYTE directive specifies the number of bytes to reserve in memory (uninitialized) starting at the current data memory location. The internal counter used the data segment automatically tracks the proper location in data memory as more memory locations are specified. This directive must only be used in the data segment or else an error is generated. The two forms of the .BYTE assembler directive are shown in Figure 2.

Figure 2: Example of the .BTYE directive.

Directive: .EQU

The .EQU directive associates a label with an 8-bit value. The value range can either be signed or unsigned and can be specified as either a decimal or hexadecimal value. This directive allows for the replacement of specialized values such as masks with more descriptive alpha comments. The .EQU directive can be used in either the code or data segments. It is customary assembly language programming practice to place all assembler directives of this type somewhere near the beginning of the assembly source code listing.

The .EQU directive requires a label value field and a numeric value field. An equal sign must be placed between these two fields. Examples of the .EQU directive are shown in Figure 3.

Figure 3: Example uses of .EQU directives.

RAT Assembly Instructions by "Group"

Anytime you attempt to label any large group of things in a logic manner, you're bound to fail. The groupings listed below can be somewhat helpful in some situations. The listing itself can be useful but try not to complain about the groupings as they are for the most part arbitrary.

Logical Group

| INSTR | TYPE | FORM | | EXAMPLE |
|-------|---------|------|--------|---------|
| AND | reg/reg | AND | rx,ry | |
| AND | reg/imm | AND | rx,imm | |
| OR | reg/reg | OR | rx,ry | |
| OR | reg/imm | OR | rx,imm | |
| EXOR | reg/reg | EXOR | rx,ry | |
| EXOR | reg/imm | EXOR | rx,imm | |
| TEST | reg/reg | TEST | rx,ry | |
| TEST | reg/imm | TEST | rx,imm | |

Arithmetic Group

| INSTR | TYPE | FORM | | EXAMPLE |
|-------|---------|------|--------|---------|
| ADD | reg/reg | ADD | rx,ry | |
| ADD | reg/imm | ADD | rx,imm | |
| ADDC | reg/reg | ADDC | rx,ry | |
| ADDC | reg/imm | ACCD | rx,imm | |
| SUB | reg/reg | SUB | rx,ry | |
| SUB | reg/imm | SUB | rx,imm | |
| SUBC | reg/reg | SUBC | rx,ry | |
| SUBC | reg/imm | SUBC | rx,imm | |
| CMP | reg/reg | CMP | rx,ry | |
| CMP | reg/imm | CMP | rx,imm | |

Flow Control Group

| INSTR | TYPE | FORM | EXAMPLE |
|-------|------|------------|---------|
| BRN | imm | BRN label | |
| CALL | imm | CALL label | |
| BREQ | imm | BREQ label | |
| BRNE | imm | BRNE label | |
| BRCS | imm | BRCS label | |
| BRCC | imm | BRCC label | |
| RET | none | RET | |
| RETI | none | RETI | |

Shift and Rotate Group

| INSTR | TYPE | FORM | | EXAMPLE |
|-------|------|------|----|---------|
| LSL | reg | LSL | rx | |
| LSR | reg | LSR | rx | |
| ROL | reg | ROL | rx | |
| ROR | reg | ROR | rx | |
| ASR | reg | ASR | rx | |

Input/Output Group

| INSTR | TYPE | FORM | | EXAMPLE |
|-------|---------|------|--------|---------|
| IN | reg/imm | IN | rx,imm | |
| OUT | reg/imm | OUT | rx,imm | |
| SEI | none | SEI | | |
| CLI | none | CLI | | |

Data Control Group

| INSTR | TYPE | FORM | | EXAMPLE |
|-------|------|------|----|---------|
| PUSH | reg | PUSH | rx | |
| POP | reg | POP | rx | |
| CLC | none | CLC | | |
| SEC | none | SEC | | |
| WSPH | reg | WSP | rx | |
| WSPL | reg | WSP | rx | |

Memory Group

| INSTR | TYPE | FORM | | EXAMPLE |
|-------|---------|-------|----------|---------|
| LD | reg/reg | LOAD | rx, (ry) | |
| LD | reg/imm | LOAD | rx,imm | |
| ST | reg/reg | STORE | rx, (ry) | |
| ST | reg/imm | STORE | rx,imm | |
| MOV | reg/reg | MOV | rx,ry | |
| MOV | reg/imm | MOV | rx,imm | |

RAT Assembly Instructions by Type

Reg/Reg Type

| AND | reg/reg | AND | rx,ry | |
|------|---------|-------|----------|--|
| OR | reg/reg | OR | rx,ry | |
| EXOR | reg/reg | EXOR | rx,ry | |
| TEST | reg/reg | TEST | rx,ry | |
| ADD | reg/reg | ADD | rx,ry | |
| ADDC | reg/reg | ADDC | rx,ry | |
| SUB | reg/reg | SUB | rx, ry | |
| SUBC | reg/reg | SUBC | rx,ry | |
| CMP | reg/reg | CMP | rx, ry | |
| MOV | reg/reg | MOV | rx,ry | |
| LD | reg/reg | LOAD | rx, (ry) | |
| ST | reg/reg | STORE | rx, (ry) | |

| AND | | | | | | | | | | | | | | | | | | |
|------|--------------------|--------------------|--------------------|-------------------------|-------------------------|----------------|----------------|--------------------|---------------|---------------|--------------|---------------|---------------|--------------|--------------|----------|-----------|-----------------------|
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 0 | 0 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 0 | 0 |
| OR | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 0 | 0 | rX | rX | rX | rX | rX | rΥ | rY | rY | rY | rY | | 0 | 1 |
| EXOR | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 0 | 0 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 1 | 0 |
| TEST | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 0 | 0 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 1 | 1 |
| | | | | | | | | | | | | | | | | <u> </u> | | |
| ADD | | | | | | | | | | | | | | | | | | |
| ADD | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 17 | 16 | 15 | 14 | 13 1 | 12 | 11 | 10 | 9 rX | 8 | 7 rY | 6 rY | 5 rY | 4 rY | 3 | 2 | 1 | 0 |
| ADDC | 0 | 0 | 0 | 0 | 1 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 0 | 0 |
| | 17 | 16 | 15 | 14 | 13 | rX 12 | rX 11 | rX | rX 9 | rX 8 | rY 7 | rY 6 | rY 5 | rY 4 | rY 3 | 2 | 1 | 0 |
| ADDC | 0 | 0 | 0 | 0 | 1 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 0 | 0 |
| | 17 0 | 16 0 | 15 | 14 | 13 | rX 12 rX | rX 11 rX | rX 10 rX | rX 9 rX | rX 8 rX | rY 7 rY | rY 6 rY | rY 5 rY | rY 4 rY | rY 3 rY | 2 | 1 0 | 0 0 1 |
| ADDC | 17 0 | 16 0 | 15 0 | 14 0 | 1 13 1 | 12 rX | 11 rX | 10 rX | rX 9 rX | rX 8 rX | rY 7 rY | rY 6 rY | rY 5 rY | rY 4 rY | rY 3 rY 3 | | 1 0 | 0 0 1 |
| ADDC | 17 0 | 16 0 | 15 | 14 | 13 | rX 12 rX | rX 11 rX | rX 10 rX | rX 9 rX | rX 8 rX | rY 7 rY | rY 6 rY | rY 5 rY | rY 4 rY | rY 3 rY | 2 | 1 0 | 0 0 1 |
| ADDC | 17 0 17 0 | 16 0 16 0 | 15 0 15 0 | 0 14 0 14 0 | 1 13 1 13 1 | rX 12 rX 12 rX | rX 11 rX 11 rX | rX 10 rX 10 rX | rX 9 rX rX | rX 8 rX rX | rY 7 rY 7 rY | rY 6 rY 6 rY | rY 5 rY rY | rY 4 rY 4 rY | rY 3 rY 3 rY | 2 | 0 1 0 1 1 | 0 0 1 0 0 |
| ADDC | 17 0 | 16 0 | 15 0 | 14 0 | 1 13 1 | 12 rX | 11 rX | 10 rX | rX 9 rX | rX 8 rX | rY 7 rY | rY 6 rY | rY 5 rY | rY 4 rY | rY 3 rY 3 | 2 | 1 0 | 0 0 1 |

| CMP | | | | | | | | | | | | | | | | | | |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 1 | 0 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 0 | 0 |
| MOV | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 1 | 0 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 0 | 1 |
| LD | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 1 | 0 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 1 | 0 |
| ST | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 0 | 1 | 0 | rX | rX | rX | rX | rX | rY | rY | rY | rY | rY | | 1 | 1 |

Reg/Imm Type

| AND | reg/imm | AND | rx,imm | |
|------|---------|-------|--------|---|
| OR | reg/imm | OR | rx,imm | |
| EXOR | reg/imm | EXOR | rx,imm | |
| TEST | reg/imm | TEST | rx,imm | |
| ADD | reg/imm | ADD | rx,imm | |
| ADDC | reg/imm | ACCD | rx,imm | |
| SUB | reg/imm | SUB | rx,imm | |
| SUBC | reg/imm | SUBC | rx,imm | |
| CMP | reg/imm | CMP | rx,imm | |
| IN | reg/imm | IN | rx,imm | |
| OUT | reg/imm | OUT | rx,imm | |
| MOV | reg/imm | MOV | rx,imm | _ |
| LD | reg/imm | LOAD | rx,imm | _ |
| ST | reg/imm | STORE | rx,imm | • |

| AND | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 0 | 0 | 0 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| OR | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 0 | 0 | 1 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| EXOR | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 0 | 1 | 0 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| TEST | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 0 | 1 | 1 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| ADD | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 1 | 0 | 0 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| ADDC | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 1 | 0 | 1 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| SUB | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 0 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| SUBC | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 1 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| CMP | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 1 | 0 | 0 | 0 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| | | | | | | | | | | | | | | | | | | |

| IN | | | | | | | | | | | | | | | | | | |
|-----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 1 | 0 | 0 | 1 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| OUT | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 1 | 0 | 1 | 0 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| MOV | | | | | | | | | | | | | | • | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 1 | 0 | 1 | 1 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| LD | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 1 | 1 | 0 | 0 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |
| ST | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 1 | 1 | 1 | 0 | 1 | rX | rX | rX | rX | rX | k | k | k | k | k | k | k | k |

Imm Type

| BRN | imm | BRN | label | |
|------|-----|------|-------|--|
| CALL | imm | CALL | label | |
| BREQ | imm | BREQ | label | |
| BRNE | imm | BRNE | label | |
| BRCS | imm | BRCS | label | |
| BRCC | imm | BRCC | label | |

| BRN | | | | | | | | | | | | | | | | | | |
|--------|----|----|----------------------|----|----|-----------------|-----------------|-----------------|----------------|----------------|-----------|----------------|-----------|---------|----------------|---|---|---|
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 1 | 0 | 0 | aa | aa | aa | aa | aa | aa | aa | aa | aa | aa | • | 0 | 0 |
| CALL | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 1 | 0 | 0 | aa | aa | aa | aa | aa | aa | aa | aa | aa | aa | - | 0 | 1 |
| BREQ | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 0 | 1 | 0 | 0 | aa | aa | aa | aa | aa | aa | aa | aa | aa | aa | - | 1 | 0 |
| BRNE | | | | | | | | | | | | | | | | | | |
| דוווד | | | | | | | | | | | | | | | | | | |
| DIVINI | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DIWE | 17 | 16 | 15 1 | 14 | 13 | 12 aa | 11 aa | 10 aa | 9 aa | 8 aa | 7 aa | 6 aa | 5 aa | 4 aa | 3 aa | 2 | 1 | 0 |
| BRCS | | | 15 | | | | | | | | | | | | | | | |
| | | | 15 1 15 | | | | | | | | | | | | | | | |
| | 0 | 0 | 1 | 0 | 0 | aa | aa | aa | aa | aa | aa | aa | aa | aa | aa | - | 1 | 1 |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | aa 9 | aa 8 | aa | aa 6 | aa | aa 4 | aa 3 | 2 | 1 | 0 |
| BRCS | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | aa 9 | aa 8 | aa | aa 6 | aa | aa 4 | aa 3 | 2 | 1 | 0 |

Reg Type

| LSL | reg | LSL | rx | |
|------|-----|------|----|--|
| LSR | reg | LSR | rx | |
| ROL | reg | ROL | rx | |
| ROR | reg | ROR | rx | |
| ASR | reg | ASR | rx | |
| PUSH | reg | PUSH | rx | |
| POP | reg | POP | rx | |
| WSPH | reg | WSPH | rx | |
| WSPL | reg | WSPL | rx | |

| LSL | | | | | | | | | | | | | | | | | | | |
|-------|----|----|----|----|-------|----|----|----|----|----|----------|------------|----|----------|---|---|---|---|---|
| | 17 | 16 | 15 | 14 | 13 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | 0 | 1 | 0 | 0 | 0 rX | rX | rX | rX | rX | - | - | - | - | - | - | 0 | 0 | | |
| LSR | | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 0 | 0 | 0 | rX | rX | rX | rX | rX | - | - | - | | - | - | - | 0 | 1 |
| ROL | | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 0 | 0 | 0 | rX | rX | rX | rX | rX | - | - | | • | - | - | - | 1 | 0 |
| ROR | 47 | 46 | 45 | 4. | 40 | 40 | 44 | 40 | | 0 | 7 | ^ | | _ | 4 | 0 | 0 | 4 | 0 |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 T | | 5 | 4 | 3 | 2 | 1 | 0 |
| 7.00 | 0 | 1 | 0 | 0 | 0 | rX | rX | rX | rX | rX | - | - | | ' | - | - | - | 1 | 1 |
| ASR | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 0 | 0 | 1 | rX | rX | rX | | | <u> </u> | T <u>-</u> | Τ. | | _ | | _ | 0 | 0 |
| PUSH | U | ı | U | U | ı | IA | IV | 17 | rX | rX | _ | | | <u> </u> | - | - | - | U | U |
| 10011 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 0 | 0 | 1 | rX | rX | rX | rX | rX | - | T- | Τ. | | - | _ | - | 0 | 1 |
| POP | | | | | | | | | | | | 1 | | | Ţ | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 0 | 0 | 1 | rX | rX | rX | rX | rX | - | - | - | | - | - | - | 1 | 0 |
| WSPH | | | | | | | | | | | | • | | 1 | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 0 | 0 | 1 | rX | rX | rX | rX | rX | - | - | | | - | - | _ | 1 | 1 |
| WSPL | | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 0 | 1 | 0 | rX | rX | rX | rX | rX | - | - | - | | - | - | - | 0 | 0 |

None Type

| CLC | none | CLC | |
|------|------|------|--|
| SEC | none | SEC | |
| RET | none | RET | |
| RETI | none | RETI | |
| SEI | none | SEI | |
| CLI | none | CLI | |

| CLC | | | | | | | | | | | | | | | | | | |
|------|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 1 | 0 | 0 | | | | | | | | | | | | 0 | 0 |
| SEC | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 1 | 0 | 0 | | | | | | | | | | | | 0 | 1 |
| RET | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 1 | 0 | 0 | | | | | | | | | | | | 1 | 0 |
| RETI | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 1 | 0 | 0 | | | | | | | | | | | | 1 | 1 |
| SEI | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 0 | 1 | 1 | 0 | 1 | | | | | | | | | | | | 0 | 0 |
| CLI | | | | | | | | | | | | | | | | | | |
| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | | | | | | | | | | | | |

Reg/Reg Type (RR_TYPE)

| AND | reg/reg | AND | rx,ry | |
|------|---------|------|----------|--|
| OR | reg/reg | OR | rx,ry | |
| EXOR | reg/reg | EXOR | rx,ry | |
| TEST | reg/reg | TEST | rx,ry | |
| ADD | reg/reg | ADD | rx,ry | |
| ADDC | reg/reg | ADDC | rx,ry | |
| SUB | reg/reg | SUB | rx,ry | |
| SUBC | reg/reg | SUBC | rx,ry | |
| CMP | reg/reg | CMP | rx,ry | |
| VOM | reg/reg | MOV | rx,ry | |
| LD | reg/reg | LD | rx, (ry) | |
| ST | reg/reg | ST | rx, (ry) | |

Reg/Imm Type (RI TYPE)

| | pc (Ki i i i i) | | | |
|------|-----------------|------|--------|--|
| AND | reg/imm | AND | rx,imm | |
| OR | reg/imm | OR | rx,imm | |
| EXOR | reg/imm | EXOR | rx,imm | |
| TEST | reg/imm | TEST | rx,imm | |
| ADD | reg/imm | ADD | rx,imm | |
| ADDC | reg/imm | ACCD | rx,imm | |
| SUB | reg/imm | SUB | rx,imm | |
| SUBC | reg/imm | SUBC | rx,imm | |
| CMP | reg/imm | CMP | rx,imm | |
| VOM | reg/imm | MOV | rx,imm | |
| LD | reg/imm | LD | rx,imm | |
| ST | Reg/imm | ST | rx,imm | |
| IN | reg/imm | IN | rx,imm | |
| OUT | reg/imm | OUT | rx,imm | |

Imm Type (IM_TYPE)

| BRN | Imm | BRN | label | |
|------|-----|------|-------|--|
| CALL | Imm | CALL | label | |
| BREQ | Imm | BREQ | label | |
| BRNE | Imm | BRNE | label | |
| BRCS | Imm | BRCS | label | |
| BRCC | Imm | BRCC | label | |

Reg Type (R1_TYPE)

| LSL | Reg | LSL | rx | |
|------|-----|------|----|--|
| LSR | Reg | LSR | rx | |
| ROL | Reg | ROL | rx | |
| ROR | Reg | ROR | rx | |
| ASR | Reg | ASR | rx | |
| PUSH | Reg | PUSH | rx | |
| POP | Reg | POP | rx | |
| WSPH | Reg | WSPH | rx | |
| WSPL | Reg | WSPL | rx | |

None Type (NA_TYPE)

| CLC | none | CLC | |
|------|------|------|--|
| SEC | none | SEC | |
| RET | none | RET | |
| RETI | none | RETI | |
| SEI | none | SEI | |
| CLI | none | CLI | |

ADD (addition)

RTL: $Rd \leftarrow Rd + Rs$ (reg - reg form)
RTL: $Rd \leftarrow Rd + immed$ (reg - imm form)
Forms:


ADD Rd,Rs
ADD Rd,imm_val

Carry Flag: set if the addition operation results in a carry out of the MSB position.

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The ADD instruction performs an addition operation on the two operands with the result being stored in the destination register. The value in the destination register Rd is overwritten with the result of this operation. The TEST instruction has two distinct forms which are differentiated by the source operand.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

<u>Register-Immediate Form:</u> The source operand is specified as an immediate value and can be any 8-bit value.

```
Opcode: 1 0 1 0 0 rX rX rX rX rX rX k k k k k k k k
```

```
Usage: ADD r1,0xDC ; addition of values in register r1 & 0xDC; ; result is placed in r1 ; r1 = 0x24 (before execution) ; r1 = 0x00 Z=1 C=1 (after execution)
```

ADDC (addition including Carry flag)

RTL: $Rd \leftarrow Rd + Rs + C$ (reg - reg form)
RTL: $Rd \leftarrow Rd + immed + C$ (reg - imm form)
Forms:


ADDC Rd,Rs
ADDC Rd,imm_val

Carry Flag: set if the addition operation results in a carry out of the MSB position.

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The ADDC instruction performs an addition operation on the two operands and the Carry flag with the result being stored in the destination register. The value in the destination register Rd is overwritten with the result of this operation. The ADDC instruction has two distinct forms which are differentiated by the source operand.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value.

```
Opcode: 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 0 1 0 1 rx rx rx rx rx rx k k k k k k k
```

```
Usage: ADDC r1,0xDC ; addition of values in register r1 & 0xDC & C flag; ; result is placed in r1 ; r1 = 0x24 C=1 (before execution) ; r1 = 0x00 Z=0 C=1 (after execution)
```

AND (logical bitwise AND)

```
RTL: Rd \leftarrow Rd \cdot Rs (reg - reg form)

RTL: Rd \leftarrow Rd \cdot immed (reg - imm form)

Forms: AND Rd,Rs


AND Rd,Rs
```

Carry Flag: not affected

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The AND instruction performs a bit-wise logical AND operation between the source and destination operands and places the result in the register specified by the destination operand. The AND instruction has two distinct forms which are differentiated by the source operand. The value in the destination register is overwritten with the result of the AND operation.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

```
Usage: AND r1,r4 ; bitwise and of values in register r1 & r4; ; result is placed in r1; value in r4 is not ; affected. ; r1 = 0xA4 r4 = 0xC7 (before execution) ; r1 = 0x84 r4 = 0xC7 (after execution)
```

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value.

```
16
                                         12
                                                   10
                                                                                                     0
                          15
                               14
                                   13
                                              11
                                                        9
                                                             8
                                                                       6
Opcode:
                          0
                               0
                                    0
                                                                            k
                                                                                                k
                                                                                                     k
```

```
Usage:

AND r1,0x3C ; bitwise AND of values in register r1 & 0x4A;
; result is placed in r1
; r1 = 0xA4 (before execution)
; r1 = 0x24 (after execution)
```


ASR (arithmetic shift right)


RTL: $Rd \leftarrow Rd(7) \& Rd(6) \& Rd(6:1), C \leftarrow Rd(0)$ Forms: ASR Rd

Carry Flag: takes value of lsb of destination register

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The ASR instruction performs a shift right operation on the destination register. The current value of the destination register MSB remains unchanged. The MSB is considered to be the sign bit so the MSB is also shifted right as a result of this operation. The LSB of the destination register before the shift operation is shifted into the Carry flag.





rX: destination register

```
ASR r1 ; arithmetic shift right of register r1;
; result is placed in r1;
; r1 = 0xE7 (before execution)
; r1 = 0xF3 C=1 Z=0 (after execution)
```

BRCC (branch if carry cleared)

RTL: if (C==0) then $PC \leftarrow imm_val$, else nop Forms:


BRCC label
BRCC imm val

Carry Flag: not affected Zero Flag: not affected

Description: The BRCC instruction branches to an address value when the Carry flag is cleared (C=0). If the Carry flag is presently set, program flow drops through to the instruction following the BRCC instruction. The immediate value associated with the branch is designated by a program label or a constant value.



Usage:



aa: program memory address

```
DOGBONE:

ADD r1,r2 ; add register r2 to register r1 ; Carry flag is affected by this operation. ;

BRCC DOGBONE ; if C=0, program flow will jump to instruction ; after the label argument of this instruction.
```

; If C=1, program execution drops to the ; instruction following BRCC


BRCS (branch if carry set)

RTL: if (C==1) then $PC \leftarrow imm_val$, else nop Forms:

BRCS label
BRCS imm_val

Carry Flag: not affected Zero Flag: not affected

Description: The BRCS instruction branches to an address value when the carry flag is set. If the carry flag is cleared, program flow drops through to the instruction following the BRCS instruction. The immediate value associated with the branch is designated by a program label or a constant value.



aa: program memory address

```
WHISKER:

ADD r1,r2 ; add register r2 to register r1 ; Carry flag is affected by this operation.

; if C=1, program flow will jump to instruction ; after the label argument of this instruction. ; If C=0, program execution drops to the ; instruction following BRCC
```

BREQ (branch if equal)


RTL: if (Z=1) then $PC \leftarrow imm_val$, else nop Forms:

BREQ label
BREQ imm val

Carry Flag: not affected Zero Flag: not affected

Description: The BREQ instruction branches to an address value in the case that the zero flag is set. If the zero flag is presently cleared, program flow drops through to the instruction following the BREQ instruction. The immediate value associated with the branch is designated by a program label or a constant value. The mnemonic for this instruction is somewhat confusing. The "equal" portion part of the instruction is associated with the fact if two non-equal values are subtracted from each other, the result will set the zero flag.





aa: program memory address

WHISKER:

```
Usage:


BREQ WHISKER ; add register r2 to register r1 ; Zero flag is affected by this operation. ; ; if Z=1, program flow will jump to instruction ; after the label argument of this instruction. ; If Z=0, program execution drops to the ; instruction following BREQ
```

BRN (unconditional branch)

RTL: PC ← imm_val Forms: BRN immed_val

Carry Flag: not affected Zero Flag: not affected

Description: The BRN instruction causes an unconditional branch to the immediate address associated with the instruction. The immediate address is specified by use of a program label or a constant value.



aa: program memory address

NOODLE: ; typical program label Usage: ROL R1 ; rotate register r1 left

BRN NOODLE ; unconditional branch back to ROL instruction


BRNE (branch if not equal)

RTL: if (Z==0) then $PC \leftarrow imm_val$, else nop Forms:

BRNE label
BRNE imm val

Carry Flag: not affected Zero Flag: not affected

Description: The BRNE instruction branches to an address value in the case that the zero flag is cleared. If the zero flag is presently set, program flow drops through to the instruction following the BRNE instruction. The immediate value associated with the branch is designated by a program label or a constant value. The mnemonic for this instruction is somewhat confusing. The "not equal" portion part of the instruction is associated with the fact if two non-equal values are subtracted from each other, the result will clear the zero flag.



aa: program memory address

```
WHISKER:

ADD r1,r2 ; add register r2 to register r1 ; Zero flag is affected by this operation. ;

BRNE WHISKER ; if Z=0, program flow will jump to instruction ; after the label argument of this instruction. ; If Z=1, program execution drops to the ; instruction following BRNE
```

CALL (branch to subroutine)

RTL: $PC \leftarrow imm_val$, $SP \leftarrow PC$ Forms: CALL imm_val

Carry Flag: not affected Zero Flag: not affected

Description: The CALL instruction is used to direction program flow to a set of instructions that are generally designated to be a subroutine. The address associated with the CALL instruction is the address of the next executed instruction following the CALL instruction. Before the CALL instruction immediate address is placed in the PC, the old value of the PC is pushed onto the stack. The old value of the PC contains the address of the instruction after the CALL instruction and will be the first instruction executed after a return from the subroutine. Each CALL instruction should have an accompanying RET instruction in order to avoid stack underflow problems.





CALL ADD_VALS ; branches to ADD_VALS subroutine

aa: program memory address

Usage:

CLI (clear interrupt flag)

RTL: $IF \leftarrow 0$ Forms: CLI

Carry Flag: not affected Zero Flag: not affected

Description: The CLI instruction disables the MCU from receiving interrupts. The IF bit (interrupt flag) must be set in order to allow the MCU to process interrupts. The CLI instruction clears the IF bit. Interrupts that may appear when the interrupts are disabled are not acted upon by the MCU.

| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Opcode: | 0 | 1 | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - | - | - | 0 | 1 |

CLC (clear Carry flag)

RTL: $C \leftarrow 0$ Forms: CLC

Carry Flag: cleared (C=0)

Zero Flag: not affected

Description: The CLC instruction clears the current value of the carry flag. The instruction requires no arguments.

Opcode: 17 16 15 4 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Opcode: 0 1 1 0 0 - - - - - - - - - - - - 0 0

Usage: CLC ; clear the Carry flag

; C=1 (before execution) ; C=0 (after execution)

CMP (compare two values)

RTL: Rd - Rs (reg - reg form)
RTL: Rd - immed (reg - imm form)
Forms:


CMP Rd,Rs
CMP Rd,Rs
CMP Rd,imm_val

Carry Flag: set if the addition operation results in a borrow (underflow) into the MSB position.

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The CMP instruction performs a subtraction operation on the two operands; the result is not written back to the destination register but the Z and C flags are altered according to the result of the subtraction operation. Specifically, the value in the source operand is subtracted from the value in the destination register. The Carry flag is set by this operation and indicate the instruction execution resulted in an underflow. The destination register is not modified as a result of this operation.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The source register is not affected by instruction execution.



rX: destination register; rY: source register

```
Usage:

(CMP r1,r4 ; value in register r4 is subtracted from value in ; register r1; C and Z flags are affected but ; values in registers do not change ; r1 = 0xD4 r4 = 0xC7 (before exec) ; r1 = 0xD4 r4 = 0xC7 Z=0 C=0 (after exec)
```

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value.

```
14
                                     12
Opcode:
                                                                  k
                                                                      k
                                                                                             k
                        0
                            0
                                 0
                                               rX
                                                             k
                                                                           k
                                                                               k
                                                                                    k
                                                                                        k
                                          rX
                                                   rX
```

```
CMP r1,0xC8 ; value 0xC8 is subtracted from value in ; register r1; C and Z flags are affected but ; values in registers do not change ; r1 = 0x88 (before execution) ; r1 = 0x88 Z=0 C=1 (after execution)
```

EXOR (logical bitwise exclusive OR)

RTL: $Rd \leftarrow Rd \ xor \ Rs \ (reg - reg \ form)$ RTL: $Rd \leftarrow Rd \ xor \ immed \ (reg - imm \ form)$ Forms:

EXOR Rd, Rs
EXOR Rd, imm_val

Carry Flag: not affected

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The EXOR instruction performs a bit-wise logical exclusive OR operation between the source and destination operands and places the result into the register specified by the destination operand. The EXOR instruction has two distinct forms which are differentiated by the source operand. The value in the destination register is overwritten with the result of the EXOR operation.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value.


```
17
                     16
                          15
                               14
                                    13
                                         12
                                              11
                                                   10
                                                         9
                                                              8
                                                                                                      0
Opcode:
                                    0
                                         rX
                                                   rX
                                                        rX
                                                                   k
                                                                        k
                                                                                  k
                                                                                       k
                                                                                                 k
                                                                                                      k
                     0
                                              rX
```

IN (input data from input port)

RTL: Rd ← in_port(imm_val) Forms: IN Rd,imm_val

Carry Flag: not affected Zero Flag: not affected

Description: The IN instruction inputs the data on the input port specified by the source operand into the register specified by the destination operand. The value in the destination register is overwritten with the data read in form the input port. The immediate value for the source operand can be any 8-bit value.



```
Usage: input value on input port number 0x23 and ; place in register r1; ; r1=0xD4 in port 0x23 val=0xC8 (before exec) ; r1=0xC8 (after exec)
```


LD (load value from data memory into register)

```
RTL: Rd \leftarrow (Rs) (reg - reg form) Forms: LD Rd, (Rs) RTL: Rd \leftarrow (immed) (reg - imm form) Forms: LD Rd, (imm_val)
```

Carry Flag: not affected Zero Flag: not affected

Description: The LD instruction copies data from data memory into the destination register. This instruction has two distinct forms which are differentiated by the source operand. The source operand is not affected by the execution of this instruction.

Register-Register Form: The source operand is specified by an indirect register reference; the contents of the source register is used as the address of the data in data memory to be transferred to the destination register. The value of the specified data memory location is not affected by instruction execution.



rX: destination register; rY: source register

```
Usage:

LD r1,(r4) ; value of data addressed by the value in ; register r4 is placed into register r1; ; the value in register r4 is not affected. ; r1=0xD4 r4=0xC7 mem loc 0xC7=34 (before exec) ; r1=0x34 r4=0xC7 mem loc 0xC7=34 (after exec)
```

Register-Immediate Form: The source operand specifies the address of the data in data memory to be transferred to the destination register.

```
16
                              14
                                   13
                                        12
                                             11
                                                   10
                                                        9
                                                             8
                                                                                                    0
Opcode:
                               0
                                   0
                                        rX
                                             rX
                                                  rX
                                                       rX
                                                                  k
                                                                       k
                                                                           k
                                                                                 k
                                                                                     k
                                                                                          k
                                                                                               k
                                                                                                    k
```

```
Usage:

LD r1,0x45 ; value of data in memory address 0x45 is
; placed into register r1;
; r1=0xD4 mem loc 0x45=CD (before exec)
; r1=0xCD mem loc 0x45=CD (after exec)
```

LSL

(logical shift left)

RTL: $Rd \leftarrow Rd(6:0) \& C, C \leftarrow Rd(7)$


Forms:

LSL Rd


Carry Flag: takes value of msb of destination register before shift operation

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The LSL instruction performs a left shift operation on the destination register. The MSB of the original destination register, Rd(7), is shifted into the carry flag. The previous value of the carry flag become the LSB of the new value in the destination register.



Opcode:



rX: destination register

```
Usage: ; logical shift left of register r1; ; result is placed in r1; ; r1 = 0x54 C=1 (before execution); r1 = 0xA9 C=0 (after execution)
```


LSR (logical shift right)

RTL: $Rd \leftarrow C \& Rd(6:0), C \leftarrow Rd(0)$ Forms: LSR Rd

Carry Flag: takes value of lsb of destination register before shift operation

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The LSR instruction performs a right shift operation on the destination register. The LSB of the original destination register is shifted into the carry flag. The previous value of the carry flag becomes the MSB of the new value in the destination register.



17 16 15 14 13 12 11 10 9 8 7 Opcode: 0 0 rX $\mathsf{r}\mathsf{X}$

rX: destination register

```
Usage: ; logical shift right of register r1; ; result is placed in r1; ; r1 = 0x54 C=1 (before execution); r1 = 0xA5 C=0 (after execution)
```

MOV (move value into register)


RTL: $Rd \leftarrow Rs \ (reg - reg \ form)$ RTL: $Rd \leftarrow immed \ (reg - imm \ form)$ Forms:

MOV Rd,Rs
MOV Rd,Rs
MOV Rd,imm_val

Carry Flag: not affected Zero Flag: not affected

Description: The MOV instruction copies the data from the source operand into the destination register.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

```
MOV r1,r4 ; value in register r4 is place in register r1; ; value in register r4 does not change ; r1 = 0xD4 r4 = 0xC7 (before execution) ; r1 = 0xC7 r4 = 0xC7 (after execution)
```

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value.

```
16
                                   13
                                        12
                                                  10
                                                       9
                                                             8
                                                                      6
                                                                                                   0
                         15
                                             11
                                                                           5
Opcode:
                                                                      k
                                                                           k
                                                                                                   k
                          0
```

rX: destination register; k: immediate value

```
MOV r1,0x4B ; value 0x4B is placed in register r1; ; r1 = 0x89 (before execution) ; r1 = 0x4B (after execution)
```

Usage:

OR (logical bitwise OR)

RTL: $Rd \leftarrow Rd + Rs$ (reg - reg form)

RTL: $Rd \leftarrow Rd + immed$ (reg - imm form)

Forms:

OR

Rd,Rs

OR

Rd,Rs

Carry Flag: not affected **Zero Flag:** set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The OR instruction performs a bit-wise logical OR operation between the source and destination operands and places the result in the register specified by the destination operand. The OR instruction has two distinct forms which are differentiated by the source operand. The value in the destination register is overwritten with the result of the OR operation.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

```
Usage:

OR r1,r4 ; bitwise OR of values in register r1 & r4;
; result is placed in r1; value in r4 is not
; affected.
; r1 = 0xA4 r4 = 0xC7 (before execution)
; r1 = 0xE7 r4 = 0xC7 Z=0 (after execution)
```

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value.

```
Opcode: 1 0 0 0 1 rx rx rx rx rx k k k k k k k k k
```


```
Usage: OR r1,0x1C ; bitwise OR of values in register r1 & 0x1C; result is placed in r1 ; r1 = 0x24 (before execution) ; r1 = 0x3C Z=0 (after execution)
```

OUT (output date from register to output port)

RTL: $out_port(imm_val) \leftarrow Rd$ Forms: OUT Rd, imm_val

Carry Flag: not affected Zero Flag: not affected

Description: The OUT instruction outputs data in the source register to the output port specified by the source operand. The value in the destination register is not modified as a result of this instruction. The immediate value can be any 8-bit value.




```
Usage: OUT r1,0x37 ; output value in register r1 to output port ; designated by 0x37 ; r1=0xD4 (before exec) ; r1=0xD4 out port 0x37=0xD4 (after exec)
```

POP (copy data from stack into register)

RTL: $Rd \leftarrow (SP)$, $SP \leftarrow SP + 1$ Forms: POP R1

Carry Flag: not affected Zero Flag: not affected

Description: The POP instruction copies data from the stack into the destination register. The data in the destination register is overwritten by the POP instruction. The stack pointer (SP) is incremented during the POP operation under hardware control. The POP operation is normally used in conjunction with the PUSH operation to ensure the integrity of the stack.



```
POP r1 ; logical shift right of register r1;
; result is placed in r1;
; r1 = 0x71 (before execution)
; r1 = 0xE2 (after execution)
; (0xE2 was on the top of stack)
```

PUSH (store data from register onto stack)

RTL: $(SP) \leftarrow Rd$, $SP \leftarrow SP - 1$ Forms: PUSH Rd

Carry Flag: not affected Zero Flag: not affected

Description: The POP PUSH operation copies data from the stack destination register into the destination registerstack. The destination register's contents are not altered. The stack pointer (SP) is decremented during the PUSH operation which is under hardware control. The PUSH operation is normally used in conjunction with the POP operation to ensure the integrity of the stack.

Opcode: 0 1 0 0 1 rx rx rx rx rx - - - - 0 1

rX: destination register

PUSH r1 ; place value from the top of stack into ; register r1; stack pointer is ; result is placed in r1; ; r1 = 0x71 (before execution) ; r1 = 0x71 (after execution)

RET (return from subroutine)

RTL: $PC \leftarrow (SP)$, SP + 1 Forms: RET

Carry Flag: not affected Zero Flag: not affected

Description: The RET instruction is typically issued on the exit from a subroutine. The RET instruction pops the stack into the PC; details of stack "popping" are purposely not stated as part of this instruction. The return instruction should be used in conjunction with the CALL instruction in order to prevent stack overflow issues.

| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Opcode: | 0 | 1 | 1 | 0 | 0 | 1 | - | - | - | - | - | - | - | - | - | 1 | 1 | 0 |

RETI (return from interrupt handler)

RTL: $PC \leftarrow (SP)$, SP+1, $Z \leftarrow shadZ$, $C \leftarrow shadC$ Forms: RETI

Carry Flag: The Carry flag is overwritten with the shadow Carry flag. **Zero Flag:** The Zero flag is overwritten with the shadow Zero flag.

Description: The RETI instruction is issued on the exit from an interrupt service routine. The RETI instruction pops the stack into the PC and restores the C and Z flags form their respective shadow registers. The RETI instruction does not affect the status of the IF (interrupt flag).

| | 17 | 16 | 15 | | | | | 10 | | | | | | | | | | |
|---------|----|----|----|---|---|---|---|----|---|---|---|---|---|---|---|---|---|---|
| Opcode: | 0 | 1 | 1 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | 1 | 1 |

```
RETI ; return from interrupt handler; stack is popped into ; program counter (PC); shadow C & Z flags ; overwrite the real C & Z flags ; C=0 Z=1 shadC=1 shadZ=0 (before execution) ; C=1 Z=0 shadC=1 shadZ=0 (after execution)
```


ROL (rotate left)


RTL: $Rd \leftarrow Rd(6:0) \& Rd(7), C \leftarrow Rd(7)$ Forms: ROL Rd

Carry Flag: takes value of msb of destination register before shift operation

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The ROL instruction performs a shift left operation on the destination register. In the rotate left operation, the MSB of the destination register before the shift becomes the LSB of the destination register after the shift. The carry flag is loaded with the value of the MSB before the shift left operation.





```
With the second content of the second c
```


ROR (rotate right)


RTL: $Rd \leftarrow Rd(0) \& Rd(7:1), C \leftarrow Rd(0)$ Forms: ROR Rd

Carry Flag: takes value of lsb of destination register before shift operation

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The ROR instruction performs a shift right operation on the destination register. In the rotate right operation, the LSB of the destination register before the shift becomes the MSB of the destination register after the shift. The carry flag is loaded with the value of the LSB before the shift left operation.





```
With the proof of the proo
```

SEC (set Carry flag)

RTL: $C \leftarrow 1$ Forms: SEC

Carry Flag: cleared (C=1)

Zero Flag: not affected

Description: The SEC instruction sets the current value of the carry flag. The instruction requires no arguments.

Opcode: 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Opcode: 0 1 1 0 0 - - - - - - - - - - - 0 1

Usage: SEC ; set the Carry flag . C=0 (before e

; C=0 (before execution) ; C=1 (after execution) SEI (set interrupt flag)

RTL: $IF \leftarrow 1$ Forms: SEI

Carry Flag: not affected Zero Flag: not affected

Description: The SEI instruction enables the MCU to receive interrupts. The IF (interrupt flag) must be set in order for the MCU core to be able to process interrupts. The SEI instruction sets the IF bit. If there is an interrupt pending when the IF bit is set under program control, an interrupt cycle is entered on the next instruction cycle following the SEI instruction. Entry into an interrupt cycle automatically disables any future interrupts until a SEI instruction is issued.

| | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Opcode: | 0 | 1 | 1 | 0 | 1 | - | - | - | - | - | - | - | - | - | - | - | 0 | 0 |

ST

(store value from register into data (scratchpad) memory)


```
RTL: (Rd) \leftarrow Rs (reg - reg form)
RTL: (immed) \leftarrow Rd (reg - imm form) Forms: ST Rs, (Rd)
ST Rs, (imm_val)
```

Carry Flag: not affected Zero Flag: not affected

Description: The ST instruction copies data from the source register into data memory at the location specified by the destination operand. This instruction has two distinct forms which are differentiated by the destination operand. Neither the source or destination operand is affected by the execution of this instruction.

<u>Register-Register Form:</u> The destination operand is specified by an indirect register reference; the contents of the destination register is used as the address of the data in data memory to be transferred to the destination register. The value of the specified data memory location is not affected by instruction execution.

Opcode:



rX: destination source register; rY: source destination register

```
Usage: r1,(r4) ; value of data in register r1 is placed in ; data memory location addressed by the value in ; register r4; value in register r4 is not affected. ; r1=0xD4 r4=0xC7 mem loc 0xC7=34 (before exec) ; r1=0x34-r1=0xD4 r4=0xC7 mem loc 0xC7=D4 (after exec)
```

<u>Register-Immediate Form:</u> The destination operand specifies the address in data memory to store the value in the source register.

```
16
                                        12
                                                   10
                                                        9
                                                                                                    0
                         15
                              14
                                   13
                                             11
                                                             8
Opcode:
                               0
                                   0
                                                                       k
                                                                           k
                                                                                k
                                                                                          k
                                                                                               k
                                                                                                    k
```

rX: destination source register; k: immediate value

```
Usage:

| T1,0x5D | ; value of data in register r1 is placed in ; data memory location 0x5D; | r1=0x1F | mem loc 0x5D=34 (before exec) ; r1=0x1F | mem loc 0x5D=1F (after exec)
```

SUB (subtraction)

RTL: $Rd \leftarrow Rd - Rs$ (reg - reg form)

RTL: $Rd \leftarrow Rd - immed$ (reg - imm form)

Forms:

SUB Rd, Rs


SUB Rd, imm_val

Carry Flag: set if the addition operation results in a borrow (underflow) into the MSB position.

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The SUB instruction performs a subtraction operation on the two operands with the result being stored in the destination register. Specifically, the value in the source register is subtracted from the value in the destination register. The Carry flag is set by this operation and indicates the instruction execution resulted in an underflow. The destination register Rd is overwritten with the result of this operation.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

<u>Register-Immediate Form:</u> The source operand is specified as an immediate value and can be any 8-bit value.

```
16
                          15
                               14
                                    13
                                         12
                                              11
                                                   10
Opcode:
                                    0
                                         rX
                                              rX
                                                        rX
                                                                   k
                                                                       k
                                                                            k
                                                                                 k
                                                                                                k
                                                                                                     k
```

rX: destination register; k: immediate value

```
Usage: SUB r1,0xC8 ; subtraction of immediate value of 0xC8 from value in r1; values in register r1 & 0xDC; ; result is placed in r1 ; r1 = 0x88 (before execution) ; r1 = \frac{0x00}{0xC0} Z=0 C=1 (after execution)
```

SUBC (subtraction including Carry flag)


RTL: $Rd \leftarrow Rd - Rs - C$ (reg - reg form)
RTL: $Rd \leftarrow Rd$ - immed - C (reg - imm form)
Forms: SUBC Rd,Rs SUBC Rd,imm_val

Carry Flag: set if the addition operation results in a borrow (underflow) into the MSB position.

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The SUB instruction performs a subtraction operation on the two operands and the Carry flag with the result being stored in the destination register. Specifically, the value in the source register and the Carry flag are subtracted from the value in the destination register. The Carry flag is set by this operation and indicate the instruction execution resulted in an underflow. The SUBC instruction has two distinct forms which are differentiated by the source operand. The destination register Rd is overwritten with the result of this operation.

Register-Register Form: The source operand is specified by a register; the source operand is the value in that register. The value in the source register is not affected by instruction execution.



rX: destination register; rY: source register

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value.

```
16
                          15
                               14
                                    13
                                         12
                                              11
                                                   10
                                                         9
                                                              8
                                                                        6
Opcode:
                                                                   k
                                                                        k
                                                                                           k
                                                                                                     k
                     0
                                   01
                                                                            k
```

rX: destination register; k: immediate value

```
Usage: SUBC r1,0xC8 ; addition of values in register r1 & 0xDC & C flag; ; result is placed in r1 ; r1 = 0x89 C=1 (before execution) ; r1 = \frac{0x00}{0xC0} Z=0 C=1 (after execution)
```

TEST (logical bitwise AND; registers do not change)

RTL: $Rd \leftarrow Rd \cdot Rs$ (reg reg form)

RTL: $Rd \leftarrow Rd \cdot immed$ (reg imm form)


Forms: TEST Rd, Rs
Rd, imm_val

Carry Flag: not affected

Zero Flag: set if all bits in Rd are zero after operation is complete; reset in all other cases.

Description: The TEST instruction performs a bit-wise logical AND operation between the source and destination operands; the result is not written back to the destination operand but the Z flag is altered according to the result of the AND operation. The TEST instruction has two distinct forms which are differentiated by the source operand. Neither the source or destination operand is affected by this instruction.

<u>Register-Register Form:</u> The source operand is specified by a register; the source operand is the value in that register. Neither the source or destination register values are affected by instruction execution.



rX: destination register; rY: source register

```
TEST r1,r4 ; bitwise AND of values in register r1 & r4;
; Z flag is modified; values in r1 & r4 are not
; affected.
; r1 = 0xA4 r4 = 0xC7 (before execution)
; r1 = 0xA4 r4 = 0xC7 Z=0 (after execution)
```

Register-Immediate Form: The source operand is specified as an immediate value and can be any 8-bit value. The destination register value is not affected by instruction execution.

```
17
                     16
                          15
                               14
                                   13
                                         12
                                              11
                                                   10
                                                        9
                                                              8
                                                                       6
                                                                                                     0
Opcode:
                                         rX
                                                   rX
                                                        rX
                                                                  Κ
                                                                       k
                                                                                 k
                                                                                                k
                                                                                                     k
                     0
                                              rX
```

rX: destination register; k: immediate value

WSPH

(write higher order bits of stack pointer)

RTL: SP(H) ← Rd


Forms: WSPH Rd

Carry Flag: not affected

Zero Flag: not affected

Description: The WRSH instruction writes a value from the destination register into the higherorder bits of the stack pointer (SP). The stack pointer is 10-bits wide so the WSPH instruction writes the two least significant bits of the destination register to the two most significant bits of the stack pointer. The value of the destination register is not affected by the WRSH instruction.

Opcode:



rX: destination register

Usage:

```
two most significant bits of the stack pointer
       0x0F SP=0x000
   r1 = 0x0F SP=0x300 (after execution)
```


WSPLWSP (write lower byte of stack pointer)

RTL: $SP(L) \leftarrow Rd$ Forms: WSPL Rd

Carry Flag: not affected Zero Flag: not affected

Description: The WRSL instruction writes a value from the destination register into the lower byte of the stack pointer (SP). The stack pointer is 10-bits wide so the WSPH instruction must be used to write the two higher-order bytes of the stack pointer. The value of the destination register is not affected by the WRSH instruction.

Opcode:



```
WSPH r1 ; write two least significant bits of r1 to the ; two most significant bits of the stack pointer ; r1 = 0x1D SP=0x300 (before execution) ; r1 = 0x1D SP=0x31D (after execution)
```

RAT Assembler Comments

The semi-colon character (;) is used in the RAT assembler in order to indicate a comment. The comment character can appear in any column of source code text. All text that follows the comment character on any source code line is considered to be the comment and is thus ignored by the assembler.

Comments are used to describe *what* is happening and *how* something is being done if it is not patently obvious from the source code. The primary purpose of comments is to further the readability and understandability of the assembly code. The text associated with comments is ignored by the RAT assembler.

Comments should adhere to the following guidelines.

- Each line of assembly code must contain a comment unless the purpose of the statement is absolutely clear. Comments should not reiterate what is patently clear from the associated source code.
- Comments should never contain right-side delimiters
- Multi-line comments should be used to make the length of the comment proportional to the complexity of the source code that is being described.

RAT Preferred Program Structure

All assembly language portion of the program should be written in modular form. Each of the subroutines and areas of code that performs a single function should be delineated from other parts of the code and well commented.

The importance of proper style in assembly language coding is often understated. The reality is that an assembly program coded using a standardized style provides more information than a program that does not follow a standard. Using a standardized style makes the program more readable (and thus understandable) to anyone who may need to understand, debug, modify, or assign a grade to a given program.

Definitions: the word "should" appearing in this section indicates the given guideline is generally considered a *requirement*; in other words, it is not optional.

General Guidelines:

- Every assembly language program should contain three parts: 1) a comment banner, 2) assembler directives, and, 3) the assembly code.
 - Comment banner: Every program file should contain a comment banner that includes information pertinent to the program. This includes names, dates, purpose, revision history etc.
 - 2) Assembler Directives: All .EQU and .BYTE directives should appear in one area which generally follows the comment banner. These directives should include comments that explain the intended purpose and/or usage of each directive. These directives should contain meaningful names as a form of self-commenting.
 - Assembly Code: The assembly code should adhere to the bulleted items listed below:

- All assembly mnemonics should be in uppercase.
- All hexadecimal values should be in listed in uppercase.
- The source code should <u>NEVER</u> contain tabs; use multiple single spaces as an alternative to characters.
- White space should be used liberally to enhance the readability of your code. In this context, white space is defined as empty lines or spaces but not tab characters!
- All assembly code instruction mnemonics should start in the same column.
- The first operands of assembly language instructions should be aligned.
- All assembly source code should use a Courier font to ensure readability.
- All assembly source code lines should be less than 80 characters in length.

Label Guidelines:

- All labels should be in lower case (which delineates them from the upper cased used for instructions).
- Labels should exhibit self-commenting by having a meaningful name relative to the
 underlying code. Labels length is limited to 32 characters but should be kept as short as
 possible while still retaining a self-commenting quality.
- All labels should start in the left-most column in your assembly source code.

Subroutine Guidelines:

- Subroutine labels should be self-commenting and give a rough indication as to the function performed by the subroutine.
- The first character of a subroutine label should be capitalized in order to make them appear different than normal code labels.
- Subroutine labels should be kept as short as possible while retaining self-commenting characteristics.
- Each subroutine definition should contain a comment banner explaining the intended purpose of the subroutine. This banner should also note the values are being passed to it (the information the subroutine expects to find in each register) and the registers that the subroutine modifies. This banner should contain as much information as required to ensure the subsequent understanding of the assembly code contained therein.

RAT Sample Style File

Figure 4 shows an example program highlighting respectable RAT assembly language source code appearance.

```
;- Programmer: Pat Wankaholic
;- Date: 09-29-10
;- This program does something really cool. Here's the description.
;-----
.EQU SWITCH_PORT = 0x30 ; port for switches ---- INPUT .EQU LED_PORT = 0x0C ; port for LED output --- OUTOUT .EQU BTN_PORT = 0x10 ; port for button input - INPUT ; -----
:- Misc Constants
;-----
.EQU BTN2_MASK = 0x08 ; mask all but BTN5

.EQU B0_MASK = 0x01 ; mask all but bit0

.EQU B1_MASK = 0x02 ; mask all but bit1
:-----
;- Memory Designation Constants
.DSEG
.ORG
        0x00
COW: .DB 9,7,6,5
       .DB 4,3,2,1
.ORG
        0x34
btn2 counter: .BYTE
btn3_counter: .BYTE 4
                             _____
.CSEG
.ORG
           0x00
start:
           SEI
                                             ; enable interrupts
             IN RO, BTN_PORT ; input status of buttons
IN R1, SWITCH_PORT ; input status of switches
AND RO, BTN2_MASK ; clear all but BTN2

BPN bit wank ; imps when BTN2 is pressed
main loop:
                                            ; jumps when BTN2 is pressed
             BRN
                     bit_wank
             ;- nibble wank portion of code
             ROT, R1
                                           ; rotate 2 times - msb-->lsb
wank:
             ROL R1
             MOV RO,R1 ; transfer data register to be read out BRN fin_out ; jump unconditionally to led output
bit3:
              ; bit-wank algo: do something Blah, blah, blah ...
bit wank:
             LD R0,0x00
                                            ; clear s0 for use as working register
                                            ; set bit0
             OR
                    RO, BO MASK
bit1:
                    R1
                                           ; shift msb into carry bit
             LSR
                     R1
bit2
                    bit2 ; jump if carry not set

R0, B1_MASK ; set bit1

R1 ; shift msb into carry bit
             BRCC
             OR
bit2:
           LSR
```

```
; jump if carry not set
            BRCS
                   hit3
            CALL
                 My sub
                                      ; subroutine call
                 RO, LED_PORT ; output data to LEDs main_loop ; endless loop
            OUT
fin out:
            BRN
            ; My sub: This routines does something useful. It expects to find
            ; some special data in registers s0, s1, and s2. It changes the
            ; contents of registers blah, blah, blah...
            ;-----
My_sub:
            LSR
                   R1
                                       ; shift msb into carry bit
            BRCS
                 bit3
                                       ; jump if carry not set
            RET
```

Figure 4: Example RAT code with glowing with preferred RAT coding style.

RAT Sample List File Output

The following code is a sample source code listing output generated by the ratasm assembler.

```
List FileKev
                               || C5
C1: Address (decimal) of instruction in source file.
C2: Segment (code or data) and address (in code or data segment)
       of inforation associated with current linte. Note that not all
source lines will contain information in this field. C3: Opcode bits (this field only appears for valid instructions
C4: Data field; lists data for labels and assorted directives. C5: Raw line from source code.
(0001)
                                     || ;- Programmer: Pat Wankaholic
(0002)
                                      || ;- Date: 09-29-10
(0003)
                                        ;- This program does something really cool. Here's the description.
(0004)
(0005)
(0006)
(0007)
(0008)
                                      || ;- Port Constants
(0009)
                                     (0010)
                                048
(0011)
                                012
(0012)
(0013)
(0014)
(0015)
(0016)
                                      || ;- Misc Constants
(0017)
(0018)
                                     008
(0019)
                                002
(0022)
(0023)
(0024)
(0025)
                                        ;- Memory Designation Constants
(0026)
                                000
(0027)
                                      || .ORG
                                                  0×00
(0028)
                                      || COW: .DB 9,7,6,5
|| .DB 4,3,2,1
(0029)
        DS-0x000
(0030)
        DS-0x004
(0031)
(0032)
                               052 || .ORG
                                                0x34
(0033)
                               005 || btn2_counter: .BYTE
004 || btn3_counter: .BYTE
(0034) DS-0x034
(0035)
       DS-0x039
(0036)
(0037)
                                         .CSEG
(0038)
                                000
                                                       0x00
(0039)
                                     II .ORG
```

```
; write dseg data to reg
; place reg data in mem
                                                           r0,0x09
        CS-0x000
-STHP-
                                                           r0,0x00
r0,0x07
        CS-0×001
                   0×3A000
                            0×000
                                                  T.D
-STUP-
        CS-0x002
                   0x36007
                            0x007
                                                                        ; write dseg data to reg
-STHP-
        CS-0×003
                   0×3A001
                            0×001
                                                  T.D
                                                           r0,0x01
                                                                        ; place reg data in mem
-STUP-
        CS-0x004
                                                  MOV
                   0x36006
                            0x006
                                                           r0,0x06
                                                                        ; write dseg data to reg
-STUP- CS-0x005
                   0x3A002
                            0x002
                                                  T.D
                                                           r0.0x02
                                                                        ; place reg data in mem
-STUP-
        CS-0x006
                   0x36005
                                                  MOV
                            0x005
                                                                        ; write dseg data to reg
                                                           r0.0x05
        CS-0x007
                   0x3A003
-STUP-
                            0x003
                                                  LD
                                                           r0,0x03
                                                                       ; place reg data in mem
-STUP-
        CS-0x008
                   0x36004
                            0×004
                                                  MOV
                                                           r0,0x04
                                                                        ; write dseg data to reg
        CS-0x009
-STUP-
                   0x3A004
                            0x004
                                                  LD
                                                           r0,0x04
                                                                        ; place reg data in mem
-STUP-
        CS-0×00A
                   0x36003
                            0x003
                                                  MOV
                                                           r0.0x03
                                                                        ; write dseg data to reg
-STUP-
        CS-0x00B
                   0x3A005
                            0x005
                                                           r0,0x05
                                                  LD
                                                                        ; place reg data in mem
-STUP-
        CS-0x00C
                   0x36002
                            0x002
                                                  VOM
                                                           r0,0x02
                                                                        ; write dseg data to reg
-STUP-
        CS-0x00D
                   0x3A006
                            0x006
                                                  LD
                                                           r0,0x06
                                                                        ; place reg data in mem
-STUP-
        CS-0x00E
                   0x36001
                            0x001
                                                  MOV
                                                           r0,0x01
                                                                        ; write dseg data to reg
-STUP- CS-OxOOF 0x3A007
                            0×007
                                                  T.D
                                                           r0,0x07
                                                                      ; place reg data in mem
(0041) CS-0x010
                   1A000
                            0x010 || start:
                                                     SEI
                                                                                     ; enable interrupts
                                                             RO, BTN_PORT ; input status of buttons R1, SWITCH_PORT ; input status of switches RO, BTN2_MASK ; clear all but BTN2 bit_wank ; imms_when_power.
(0042)
(0043)
       CS-0×011
                  0x32010 0x011
                                    || main_loop:
                                                     TNI
                                                            RO, BTN_PORT
(0044) CS-0x012
                  0x32130
                                                     IN
(0045)
        CS-0x013
                   0x20008
(0046) CS-0x014
                  0x08048
                                                     BRN
                                                            bit wank
                                                                                    ; jumps when BTN2 is pressed
(0047)
(0048)
(0049)
                                                     ; - nibble wank portion of code
(0050)
(0051) CS=0x015 0x10102 0x015 || wank:
                                                                                    ; rotate 2 times - msb-->1sb
                                                     ROT.
                                                               R1
        CS-0x016
                   0x10102
                                                     ROL
                                                               R1
                                                               κυ,R1
fin_out
                                                                                    ; transfer data register to be read out
(0053) CS-0x017
                  0×04009
                                                     MOV
                                                                                     ; jump unconditionally to led output
(0054)
       CS-0x018
                  0x08088
                                                     BRN
(0055)
(0056)
(0057)
(0058)
                                                     ; bit-wank algo: do something Blah, blah, blah ...
(0060) CS-0x019 0x38000 0x019 || bit_wank:
                                                     T.D
                                                          R0,0x00
                                                                                    ; clear s0 for use as working register
(0061)
                                                             R0, B0_MASK ; set bit0
R1 ; shift msb into carry bit
bit2 ; jump if carry not set
R0, B1_MASK ; set bit1
R1 ; shift msb into carry bit
bit3 ; jump if carry not set
(0062)
        CS-0x01A
                  0x22001
                  0x10101 0x01B || bit1:
(0063) CS-0x01B
                                                     LSR
                                                     BRCC
(0065)
        CS-0x01D
                   0x22002
                                                     OR
                   0x10101 0x01E
(0066)
        CS-0x01E
                                    || bit2:
                                                     LSR
(0067)
       CS-0x01F 0x0A040
                                                     BRCS
                                                                                      ; jump if carry not set
(0068)
                                                     ;---
(0069)
                                                             My_sub ; subroutine call
RO,LED_PORT ; output data to LEDs
main_loop ; endless loop
                                                     CALL
(0070) CS-0x020
                  0x08099
(0071)
        CS-0x021
                   0x3400C 0x021
                                    || fin_out:
                                                     OUT
(0072) CS-0x022 0x08008
                                                     BRN
(0073)
(0074)
(0075)
(0076)
                                                     ; My_sub: This routines does something useful. It expects to find
(0077)
                                                     ; some special data in registers s0, s1, and s2. It changes the
(0078)
                                                     ; contents of registers blah, blah, blah...
(0079)
                                                      ;------
(0800)
       CS-0x023 0x10101 0x023
                                    || My_sub:
                                                     LSR
                                                                                    ; shift msb into carry bit
                                                              bit3
(0081)
        CS-0x024 0x0A040
                                                     BRCS
                                                                                    ; jump if carry not set
(0082)
        CS-0x025
                   18002
                                                     RET
(0083)
(0084)
(0085)
(0086)
```

Revision History:

2011.01.01

I made a tiny mod to a code example, renamed this document, and uploaded it to Google docs. I also added this revision history on the final page of the document.

2011.01.04:

Ordered instructions alphabetically.