```
Case 2 ( V_i = V_{tu} ) - [ V_i = V_E + .6, Q_1 = almostSat, Q_2 = OFF ]
  Basic ECL circuit (Differential amplifier)
                                                                                                                                             * V_{CE1} = V_{BE2} = .1V
  Configuration:
                                                                                                                                             * V_{OH} = V_{CC}
              * O1 - input transistors
                                                                                                                                             Steps Continued (finding V_{tu})
              * Q2 - reference transistor
                                                                                                                                              V_i = V_{tu} = V_E + .6
              * Emitter of both connected
                                                                                                                                             * R E connected to E node to -VEE
                                                                                                                                             Steps (finding Vu)
             * Two R_C's
 R_C and R_E are chosen such that for V_r = V_i, Q1=Q2=active
 Note: usually ignore base current
                                                                                                                                              I_{C1} = I_E = \frac{V_{CC} - .6}{R_{C1} + R_E} = .88mA
  \Delta V = V_{BE1} - V_{BE2} = V_i - V_R
                                                                                                                                              V_E = R_E * I_E
  I_{C1} = \frac{\alpha * I_E}{1 + exp(-\Delta V/V_T)}
                                                                                                                                             V_i = V_{tt} = V_E + .7 = 1.58
                                                                                                                                             The 555 Timer Integrated Circuit
  I_{C2} = \frac{\alpha * I_E}{1 + exp(\Delta V/V_T}
                                                                                                                                             Configuration:
  \frac{I_{C1}}{I_{C2}} = \frac{V_{BE1} - V_{BE2}}{V_T}
                                                                                                                                              Two comparators C1 and C2
 Case 1 (V_i = V_R) (both active)
                                                                                                                                              * RS latch F(using !Q)
                                                                                                                                              * One BJT (Q1), R_B
  * I_{C1} = I_{C2}
 * V_{C1} = V_{C2} = V_{CC} - I_{C1}R_C
                                                                                                                                             * Output driver (inverterting amp)
 Case 2 (V_i > V_R)
                                                                                                                                            * V_{tu} = (2/3)V_{CC}
   I_{C1}rises => V_{C1}drops
                                                                                                                                             * V_{tl} = (1/3)V_{CC}
  * I_{C2}falls => V_{C2}incr
                                                                                                                                             * Three resistors near comps input R T
 Case 3 (V_i < V_R)
                                                                                                                                             * R - input Comp 1
  I_{C2}rises => V_{C2}dro

I_{C1}falls => V_{C1}incr
                                                                                                                                              * S - input comp 2
                                                                                                                                             Monostable Multivibrator Operation(one shot)
 I E is approx constant
                                                                                                                                             \star \ V_{Th} = V_{cap}
   \Delta V = +120mV turns off Q2
                                                                                                                                             Stable Case V_o = 0
  \Delta V = -120mV turns off Q1
                                                                                                                                               S and R are logic low
  V_{C1} - V_{C2} isproporti al to V_i - V_R
                                                                                                                                             * !Q = 1
 Basic Integrated Circuit ECL OR/NOR Gate
                                                                                                                                            * V_{trig} > V_{CC}/3
                                                                                                                                             * C is discharged by Q1 which is on
              * Q1A, Q1B - input transistors
              * Q2 - reference transistor( V_R = V_{BB} )
                                                                                                                                             Unstable Case V_o != 0
              * Q3 - its base connected to V_{C1}
              * Q4 - its base connected to V {C2}
                                                                                                                                             * comp C2 goes high => sets
              * R_{E3}, R_{E4} - connected to - V_EE
                                                                                                                                              * !Q = 0 => Q1 isn't on C does not discharge
              * R_{C1}, R_{C2}
* R_{E} connected to V_E to -V_EE
                                                                                                                                             * At time T , V_{Th}=V_{+,C1}==(2/3)V_{CC}
              * NOR output - V_{E3}
* OR ouput - V_{E4}
                                                                                                                                                          * R is set and !Q = 1
                                                                                                                                              T = RCln(3)
 Purpose of Q3 and Q4:

* so if you add load ECL gates they can be driven
                                                                                                                                             Given: C=.5uF, f_{input} = 2kHz, dutyC_{input} = 95%, 0-5V pulse
                        * Between Cutoff and active region
                                                                                                                                             Find: Design a circuit such that when above the output is 60 duty cyc 0-5V
              * They operate in active mode and lower V_{C1} and V_{C2} by BE
                                                                                                                                               convert the sss timer in as a monostable as
  How to find VOHandVOI
                                                                                                                                               Shown above Because Di is pariodic, Do will also be periodic.
 For V OH
                                                                                                                                              Period of Vi is period of output waveform,
  1.)Set V_{A} and V_{B} > V_{R}
                                                                                                                                              ie T = 1KHz = 0.5 ms.
 2.)0-V_{E3} = .7 = V_{OH}
 For V_OL
                                                                                                                                                       Ton = RC In(3) = 0.6T = 0.3ms
                                                                                                                                              R = \frac{66(0.5 \times 10^{-6}) \ln (3)}{(63 \times 10^{-6}) \ln (3)}
R = \frac{66(0.5 \times 10^{-3})}{(63 \times 10^{-6}) \ln (3)}
  1.) set V_A = V_{OH}, V_B = 0
 2.) Find V E
 3.)get I_E = I_{C1}
 4.) I_{C1} => V_{C1}
                                                                                                                                             Astable Multivibrator Operation(running free)
 5.) V_{OL} = V_{E3} = V_{C1} - .7
                                                                                                                                             V_{cap} = V_{+,C1} = V_{-,C2}
 For V_BB
                                                                                                                                             * R_{A} connected at V_{CC}
  V_R = \frac{V_{OH} + V_{OL}}{2}
                                                                                                                                              * R_B at node connecting discharge, and R_A
                                                                                                                                              * C node below R_B
 How to find V_{IH} and V_{IL}
                                                                                                                                              * Trigger input and threshold input are both connected Cap
  * V_{IH} = V_R + .12
                                                                                                                                             !Q = high case
  * V_{II} = V_B - .12
                                                                                                                                               Cap discharges via R_B
 Disadvantages
                                                                                                                                             !Q = low
* Cap charges via R_A and R_B
   * power dissipation is much higher than Saturating logic fams(active mode)
 Power: P_D = I_S V_{EE}
                                                                                                                                             Operation reapeats (Assume !Q=0 initially)
* Cap begins to charge toward V_{CC}
     * With = (R_A + R_B)C
                                                                                                                                             At V_C = V_{tl} = (1/3)V_{CC}
                                                                                                                                                        * C_2 = logic low (no effect on F)
                                                                                                                                             At V_C = V_{tu} = (2/3)V_{CC} (discharging)
                                                                                                                                                         * C 1 = output logic high (resetting latch)
                                                                                                                                                         * Q_1 = on, cap begins to discharge
                                                                                                                                                         * toward zero with init val of (2/3)V_{CC}
       \begin{array}{lll} R_{B} &=& (R_{B} + L_{B} + L_
                                                                                                                                                                   * With = R_B * C
                                                                                                                                             At V_C = V_{CC}/3 (output of C2) changes logic high
                                                                                                                                                         * !Q goes low and latch is set
                                                                                                                                             Equations:
                                                                                                                                              T_{on} = (R_A + R_B)Cln(2)
              IE3 = Ve3+Ve6 = Von+Ve6 = 2.25mA
     Tes= VESTICES = VORTUSES = AND THE SERVICES = 1.825 MA
FE4 = VELL-VORE = VELL-VORE = 1.825 MA
FP = (Te+TES+TES) VET = 35.46 MW

White this Cum | Tes & Tes is game for pads (0)8(6)
but their Values are interlanged.
                                                                                                                                              T_{off} = R_B * Cln(2)
                                                                                                                                             Period of the square wave becomes:
                                                                                                                                              T = T_{on} + T_{off} = (R_A + 2R_B)C * ln(2)
                                                                                                                                              Duty Cycle = \frac{T_{on}}{T} = \frac{R_A+R_B}{R_A+2*R_B}
                                                                                                                                             Example: (a)Find frequency of Vo
                                                                                                                                                           (b) Find R1 and R2 such that
  * calculated when inputs at logic low.
   Using output at Q3
                                                                                                                                                           @ If in the circuit shown,
                                                                                                                                                             C=200pF, R1=40KJZ
          Example: Find fan out for above gate if \Delta V = 0.2 U_p = 75. For flight upolts, N \leq \frac{100}{3\pi H} = \frac{100}{38L}.
                                                                                                                                                              and Rz=50KJZ,
        find the frequency of 100,
                                                                                                                                               & sketch. the output waveform.
         For Dhies: I_{B3} = \frac{\Delta V}{R_{G_{3}}}
I_{B3} = (\beta + )\frac{\Delta V}{R_{G_{3}}} = 56.3 \text{ m.A}
I_{DH} = I_{B2} - I_{E\beta} = I_{E3} - \frac{V_{DH} - AV - V_{DB}}{R_{C3}} = 54.15 \text{ m.A}
                                                                                                                                                Ton = C(R+R2) | [2] = 12.47645
             F_{OH} = +E_{S}
N \le \frac{T_{OH}}{T_{BH}} = 14.7.5
N = 14.7
                                                                                                                                               To# = c R2 In [2] = 6.93 us
                                                                                                                                                 T= Ton+Tof
                                                                                                                                                  fo = + = Tont Top
                                                                                                                                                     fo = 51.53KHz
* They convert slowly varying voltage waveforms to well - defined logic levels
 with sharp transitions.
           ple: Find V_{OH}, V_{OL}, V_{tl} and V_{tu} for schmitt trigger
```

Case 1 ($0 < V_i < V_{tu}$)- [$V_i = 0, Q_1 = OFF, Q_2 = SAT$]

 $I_{C1} = I_{B2}$

 $\frac{\textbf{Steps}(\text{finding } V_{tu})}{V_E} = \frac{V_{CC} - (V_E + .8)}{R_{C1}} + \frac{V_{CC} - (V_E + .1)}{R_{C2}}$

solve for V_E

* $V_o = V_{C2} = V_{OL} = V_{CC} - I_{C2}R_{C2}$

 $V_{OL}=V_E+V_{CE2}=1.92V\,$

```
to If the everythe frequency is to be 100 KHz when C=500pF,

find the corresponding values of R, and R2 such that the on and
off times of the output wearform with the in the paths of 3:2.
                         T = \frac{1}{16} = \frac{1}{100 \text{ K/s}_1} = 10 \text{ J/s}.
T_{n-1} = \left(\frac{3}{3+2}\right)T = \frac{3}{5}\left(10 \text{ J/s}\right) = 6 \text{ J/s}.
                  6. T-ton = 4MS= CR2 ln(2)

i Ro= Ch(2) = 4MO-6

ZOONO-10 (RO) = (1.544 K)
          At Complete the design of 555 astable mv by choosing RA and RB
Given: V_{CC}, C, DC_{output} = .60, f = 2khz
 T_{off} = \frac{1}{f} - \frac{DC}{f} = R_B * C * ln(2)
 T_{on} = \frac{DC}{f} = (R_A + R_B)C * ln(2)
b. In EC schmitt trigger output Vtu. Find Vtu.
     Example: Find Von, Von, Vel & Von for the Schmitt Tripper
     Wife, Vi < Vel, Q, is off & Qz is set; => Vo=VoL
      I_{E} = I_{E2} = I_{E2} + I_{C2}

ie \frac{V_{E}}{R_{E}} = [V_{CC} - V_{E2}(SOL) - V_{E}]/R_{C_{1}} + [V_{CC} - V_{CE2}(SOL) - V_{E}]/R_{C_{2}}
              Ve is the only worknown, Solving for VE = 5 VE = 1.82V
               : Voc = Vet Vaez(sat) = (1.82+0.1)V = [1.92]
.. Vota = Vet Verzeses = (1824-01)V = [1-72V]

I find Very: increase Vi fill of thins on 50 Gr. Things off.

ie Uses = Vescout-(n) = 0.6V; Vos = Ves = 50V

.. Vi = Very = Vet + Vergout-(n) = (182+06)V = [2.42V]

Think Very: Decrease Vi fill of enthrs active model of 2 terms to the Very = Vergout-(n) = 0.7V

[New Ver = Vergout-(n) + 1)Very = Vergout-(n) + 1 ere = 1 ere = 1 ere + 1 ere = 1
For the depletion NMOS inverter
a.Find V_i(V_o=3.5V)
   k_D(V_i - V_{TD})^2 = k_L[2|V_{TL}|(V_{DD} - V_o) - (V_{DD} - V_o)^2]
a.Find V_{OL} = V_o(V_i = V_{DD})
Example: advantages
1 ECL over TTL:
 * Switching speed a lot faster
1 CMOS gate over TTL:
 * Fanout is large for Cmos compared to TTL
5.ECL OR/NOR gate
a.) In ECL gate find R_{C1}, R_{C2} an R_E
Case 1 : Q_{1A} = active, Q_{1B} = off, Q_2 = off
Solve For R_A
 V_{B3} = V_{C1} = V_{BE3(active)} + V_{OL}
I_E = I_{C1} = \frac{v_{CC} - v_{C1}}{R_{C1}}
Solve For R_E
V_A - V_E = V_{BEA(active)}
 I_E = \frac{V_E + V_{EE}}{R_D} = \frac{(V_A - V_{BEA(active)}) + V_{EE}}{R_D}
Case 2 : Q_{1A} and Q_{1B} off, Q_2 = ON
```

 $V_E = V_R - V_{BE(act)}$

NMOS NOR and CMOS
(i) 3 inputs NOR gate:

(ii) 3 inputs CMOS NOR:

*M_N and M_p both in sat

Finding IDMAX

 $I_E = I_{C2} = \frac{V_{CC} - (V_{BE(act)} - V_{OL})}{R_{C2}} = \frac{V_R - V_{BE(act)} + V_{EE}}{R_F}$

NMOS in parallel a depletion nmos for load. Gate of load connected to its drain.

NMOS in parallel a depletion nmos for load. PMOS in series (arrow goes on top facing line)

*Set Currents equal using Vi=Vo=V M

*Solve for V_M then plug back into a current