

Power Dissipation:

$$P_D = I_{CC} * V_{CC}$$

NPN BJT parameters:

Table 3.1 Modes of operation for a BJT

EBJ	CBJ	Mode
Forward	Reverse	Forward active
Reverse	Forward	Inverse active
Reverse	Reverse	Cutoff
Forward	Forward	Saturation

$$I_C = \beta_i * I_B$$

$$I_E = (1 + \beta_i) * I_B$$

$$I_E = I_C + I_B$$

β_i = mode that the Q is in

$$\beta = \frac{\alpha}{1 - \alpha}$$

Table 4.1 Piecewise linear parameters for the diode and the BJT

Diode:	Cut-in voltage	0.6 V
	Forward voltage	0.7 V
BJT:	$V_{BE(sat)}$	0.6 V
	$V_{BE(active)}$	0.7 V
	$V_{BE(sat)}$	0.8 V
	$V_{CE(sat)}$	0.1 V

The BJT RTL Inverter

Unloaded BJT inverter

$$V_{IL} = V_{BE(cut-in)} = .6V$$

$$V_O(V_i = 0V) = V_{OH} = V_{CC}$$

$$V_O(V_i = V_{CC}) = V_{OL} = V_{CE(sat)} = .1V$$

$$V_{IH} = I_{B(sat)} R_B + V_{BE(sat)}$$

Example: For BJT inverter

Find: N_{MH}, N_{ML}

Given: $V_{CC}, R_B, R_C, V_{CE(sat)}$

Steps: $V_{IH} = I_{B(sat)} R_B + V_{BE(sat)}$

$$\beta * I_{B(sat)} = I_{C(sat)}$$

$$\text{so, } N_{MH} = V_{OH} - V_{IH}$$

$$N_{ML} = V_{IL} - V_{OL}$$

Loaded BJT inverter

k = Base overdrive factor

$$k = \frac{I_{B(sat)}}{I_{B(EOS)}}$$

* Assume $k = 1$, if not given

$$N < \frac{\beta[V_{CC} - V_{IH}]}{k[V_{CC} - V_{CE(sat)}]}$$

Fan out = max number of gates inverter can drive while maintaining output logic high Condition for inverter to operate Properly.

$$(N_{MH} = 0): V_{OH} \geq V_{IH}$$

$$N < \frac{\beta(V_{CC} - V_{IH})}{k[V_{CC} - V_{CE(sat)}]}$$

$$N_{max} < \frac{\beta[V_{CC} - V_{BE(sat)}]}{k[V_{CC} - V_{CE(sat)}]} - \frac{R_B}{R_C}$$

Example: Calculate Fan out of BJT RTL inv

Find: (a) N_{max} , (b) N (reduces N_{MH} to N_{ML})

Given: β

Steps:

(a) Use N_{max} eqn above

(b) $N_{ML} = .6 - .1 = .5V$

$$N_{MH} = .5 = V_{OH} - V_{IH} = N_{ML}$$

$$V_{IH} = I_{B(sat)} R_B + V_{BE(sat)}$$

$$I_{B(sat)} = R_B * \frac{V_{CC} - V_{CE(sat)}}{\beta R_C}$$

$$V_{OH} = 2V$$

$$\frac{V_{CC} - V_{OH}}{R_C} \geq N[V_{OH} - V_{BE(sat)}] / R_B$$

$$\Rightarrow N = 25$$

Resistor - Transistor Logic (RTL) gate

NOR gate configuration Description

* Same as RTL inverter configuration but Q1

Is in parallel with Q2

Unloaded RTL NOR gate

$$V_{IL} = V_{BE(cut-in)} = .6V$$

$$V_O(V_i = 0V) = V_{OH} = V_{CC}$$

$$V_O(V_i = V_{CC}) = V_{OL} = V_{CE(sat)} = .1V$$

$$V_{IH} = I_{B(sat)} R_B + V_{BE(sat)}$$

Loaded RTL gate

$$V_{OL} = .1V$$

$$V_{IL} = .6V$$

$$V_{IH} = V_{BE(sat)} + I_{B(sat)} R_B$$

$$V_{OH} = V_{CC} - N * I_{B(sat)} R_C$$

Wired AND in RTL

* ANDing two NOR gates by just connecting their outputs, to a single node
* Wired AND in RTL is equivalent to single level logic with expanded fan-in

Disadvantage of BJT invert and RTL

-Low noise margin ($N_{ML} = .5V$)
-fan-out (loading) reduces V_{OH} and therefore reduces N_{MH}

Diode Transistor Logic (DTL):

Early Version of discrete DTL NAND:

D1, D2, R2 at the base of Q1, and $-V_{BB}$ on R2.

Characteristics:

$$V_{OH} = V_{CC} = 5V$$

$$V_{OL} = V_{CE(sat)} = .1V$$

$$V_{IL} = V_{BE(cut-in)} + 2 * V_{D(on)} - V_{D(on)} = 1.3V$$

$$V_{IH} = V_{BE(sat)} + 2 * V_{D(on)} - V_{D(on)} = .8V + .7V = 1.5V$$

$$N_{MH} = V_{OH} - V_{IH} = 3.5V$$

$$N_{ML} = V_{IL} - V_{OL} = 1.2V$$

Fan-out:

* Found when V_O of driver is V_{OL}

$$* N_{Max} \leq \frac{I_{OL}}{I_{IL}}$$

Advantages:

* High noise Margins

* Loading does not degrade V_{OH} or N_{MH}

Example: Calculate Max Fan Out of Discrete DTL

Find: N_{max}

Given: R1 - above input diodes (DA, DB)

RC - collector of Q

R2 - base of Q2, to supply V_{BB}

Q - saturated

$$I_{IL} = \frac{V_{CC} - V_{CE(sat)} - V_{D(ON)}}{R_1} - \frac{V_{CC} - V_{CE(sat)} - 2 * V_{D(ON)} + V_{BB}}{R_2}$$

$$I_{OL} = \beta * I_B - \frac{V_{CC} - V_{CE(sat)}}{R_C}$$

$$I_B = I_1 - I_2$$

$$I_1 = \frac{V_{CC} - V_{BE(sat)} - 2 * V_{D(ON)}}{R_1}$$

$$I_2 = \frac{V_{BE(sat)} - (-V_{BB})}{R_2}$$

$$N_{Max} \leq \frac{I_{OL}}{I_{IL}}$$

IC Version of DTL NAND:

Description: Same as Discrete version but with D1 replacing Q1, Q1's collector loop back to base through a resistor. No power supply

Characteristics:

* Same as the Discrete DTL NAND above

Advantages:

- No extra power supply
- Increase in V_{IL} and Fanout

Example: Calculate Max Fan Out of IC DTL

Find: N_{max}

Given: R2 - Q1 loop back through C-B,

R1 - above R2

R3 - base of Q2

R4 - collector of Q2

Q - saturated

$$I_{IL} = \frac{V_{CC} - V_{CE1(sat)} - V_{D(ON)}}{R_1 + R_2}$$

$$I_{OL} = \beta * I_{B2} - \frac{V_{CC} - V_{CE2(sat)}}{R_4}$$

$$N_{Max} \leq \frac{I_{OL}}{I_{IL}}$$

Wired - AND implementation DTL gate

$$Y = Y1 * Y2 = \sim(A * B) * \sim(C * D) = \sim(A * B * C * D)$$

* Cant be increased in fan-in of DTL as wired AND was increased in fan-in of RTL

High-Threshold DTL NAND gate

Description:

Increased noise margins of a DTL gate.

Using a zener diode reverse bias in place of D1 in IC version DTL.

Advantages:

- Resistances are higher
- Increase in propagation delay
- Higher supply voltage
- High noise margins

Example: Calculate V_{IH}, V_{IL} and NM 's

Find: N_{MH}, N_{ML}

Given: $V_{OH} = 15V, V_{OL} = .1V, V_Z = 6.9V$

$$V_{IH} = V_{BE(sat)} + V_Z + V_{BE1(active)} - V_{D(ON)} = 7.7V$$

$$V_{IL} = V_{BE2(cut-in)} + V_Z + V_{BE1(ON)} - V_{D(ON)}$$

$$N_{MH} = 7.3V$$

$$N_{ML} = 7.4V$$

Transistor Transistor Logic (TTL):

Multi-emitter Transistor Characteristic:

If all M emitter inputs are logic high - they "Multiple transistor" operate in RA mod; driving Q2 into saturation and drawing logic high current:

$$I_{EA} = I_{EB} = -\beta R * I_{B1} = I_{IH}$$

Transistor Transistor Standard Logic (TTL):

Description:

Input Stage

- * Multi-Emitter Transistor
- * Emitter terminals as inputs

Phase-Splitter stage

- * Q2, ensures only Q4, or Q3 is turned on for any input, (Totem-Pole)
- * Q2, increases the logic low level V_{IL}

Output Stage

- * Q4, on top and Q3 on the bottom of pole

Characteristics (3 BPS):

Table 4.2 Modes of operation of transistors in a standard TTL circuit

Input	Q1	Q2	Q3	Q4
Low ($\leq 0.5V$)	Saturation	Off	Off	Active
0.5 to 1.2 V	Saturation	Active	Off	Active
1.2 to 1.6 V	Reverse active	Saturation	Active	Active
High ($\geq 1.6V$)	Reverse active	Saturation	Saturation	Off

$$\text{BP1: } V_i = .5V = V_{IL}, V_O = V_{OH} = 3.8$$

$$\text{BP2: } V_i = 1.2V, V_O = 2.6$$

$$\text{BP3: } V_i = 1.6V = V_{IH}, V_O = V_{OL} = .1$$

$$V_{OH} = 3.8V, V_{OL} = 0.1V$$

Fan out for TTL (2 types):

- Given: R1 - base of Q1
R2 - emitter of Q2
R3 - collector of Q2, base Q4
R4 - collector of Q4
M - number of inputs

Example: Find Logic Low fan out STD TTL

Determined by the amount of current Q3 can sink (draw) and still be in saturation

a) Logic Low Fan Out: $V_O = V_{OL} = 0.1V$ for driver \Rightarrow Q2 & Q3 off for load.

$$I_{IL} = \frac{V_{CC} - V_{BE1(sat)} - V_{CE3(sat)}}{R_1} = \frac{5 - 0.7 - 0.1}{40k\Omega} = 0.105mA$$
$$\text{For driver, } I_{B1} = \frac{V_{CC} - V_{B1}}{40k\Omega} = \frac{5 - 2.3}{40k\Omega} = 0.0675mA$$
$$I_{B2} = I_{C1} = (1 + \beta_R) I_{B1} = (1 + 33)(0.0675mA) = 0.0878mA$$
$$I_{E2} = V_{CC} - V_{CE2(sat)} - V_{BE2(sat)} = (5 - 0.1 - 0.8)V = 4.1V$$
$$I_{E2} = \frac{4.1V}{20k\Omega} = 0.205mA$$
$$I_{OL} = \beta_R I_{E2(sat)} = \beta_R (I_{C2} + I_{B2} - \frac{V_{BE2(sat)}}{R_2}) = 49(I_{C2} + I_{B2} - \frac{0.8}{20k\Omega}) = 11.17mA$$
$$N_{LE} = \frac{I_{OL}}{I_{IL}} = \frac{11.17}{0.105} = 106.4; \quad N_{LE} = 106$$

Example: Find Logic High fan out STD TTL

Determined by the amount of current Q4, and D1 can provide w/o going out of the active mode

b) Logic High Fan out: Q1 off, load in Reverse Active mode.

$$I_{EH} = \frac{\beta_R (V_{CC} - V_{OH})}{M R_4} = \frac{0.33(5 - 2.3V)}{2 * 40k\Omega} = 0.0495mA$$
$$(1) V_{OH} = 3.3V; \text{ Assume Q1 active}$$
$$I_{EH} = \frac{V_{CC} - V_{BE1(active)} - V_{CE(sat)} - V_{OH}}{R_3} = \frac{5 - 0.7 - 0.1 - 3.3V}{20k\Omega} = 0.02mA$$
$$I_{OH} = I_{EH} + (1 + \beta_R) I_{EH} = 1mA$$
$$N_{HH} \leq \frac{I_{OH}}{I_{EH}} = \frac{1mA}{0.0495mA} = 89.69; \quad N_{HH} = 89$$
$$(2) V_{OH} = 2.8V; \text{ Assume Q1 active, } I_{EH} = \frac{V_{CC} - V_{BE1(active)} - V_{CE(sat)} - V_{OH}}{R_3} = \frac{5 - 0.7 - 0.1 - 2.8}{20k\Omega} = 0.0495mA$$
$$I_{EH} = I_{EH} + I_{EH(sat)} = 0.0495mA + \frac{V_{CC} - V_{BE1(sat)} - V_{CE(sat)} - V_{OH}}{R_3} = 1.907mA$$
$$N_{HH} = \frac{1.907mA}{0.0495mA} = 17.700; \quad N_{HH} = 17$$

Advantages TTL:

- 1.) Q2 turns on faster than in basic DTL (smaller propagation delay)
 - 2.) Current gain from Q2 to Q3, fast turn on of Q3 \Rightarrow reduces t_{PHL}
 - 4.) increase Fan out
 - 5.) Smaller Power Dissipation
- Q3 and Q4 not on at same time except when one is turning on and the other off

Example: Calculate Power Dissipation STD TTL

for a.) $V_i = .1V$ b.) $V_i = 3V, R_1$ is split Q2 and Q4

$$P_D = I_{CC} V_{CC} = (I_{B1} + I_1 + I_2) V_{CC}$$
$$\text{a) } V_i = 0.1V \Rightarrow Q_2 \text{ \& } Q_3 \text{ saturated; } V_{B1} = 2.3V$$
$$I_{B1} = \frac{V_{CC} - V_{BE1(sat)} - V_i}{R_1} = \frac{5 - 0.7 - 0.1}{40k\Omega} = 0.105mA$$
$$V_O = V_{OL} \Rightarrow$$
$$I_1 + I_2 = I_{E1} = I_{B2} = I_{C2} = I_{C3} = I_{C4}$$
$$I_1 = \beta_R I_{B1} = 0.1(5 - 0.7) = 0.0675mA$$
$$I_{CC} = I_{B1} + I_1 + I_2 = 1.0925mA$$
$$P_D = 5V(1.0925mA) = 5.4625mW$$
$$\text{b) } V_i = 3V \Rightarrow$$
$$V_O = V_{OH}; Q_2 \text{ \& } Q_3 \text{ saturated; } V_{B1} = 2.3V$$
$$Q_4 \text{ off} \Rightarrow I_{C4} = 0$$
$$I_{B1} = \frac{V_{CC} - V_{B1}}{R_1} = \frac{5 - 2.3}{40k\Omega} = 0.0675mA$$
$$I_1 = \frac{V_{CC} - V_{BE3(sat)} - V_{CE4(sat)}}{R_1} = \frac{5 - 0.8 - 0.1}{16k\Omega} = 2.563mA$$
$$I_{CC} = I_{B1} + I_1 = 3.238mA$$

High-Speed TTL gate:

Advantages:

- Q1 turns on faster because of Q1, hence faster pull-down and removal of knee of VTC.
- Q1 sub-circuit is squaring circuit, removes knee of VTC, results in narrower transition width.
- Q2 & Q3 form Darlington pair, hence faster pull-up.

SCHOTTKY Low Power TTL:

Advantages:

- Schottky transistors never saturate, hence faster switching.
- Q3 and Q4 form Darlington pair, hence faster pull-up.
- Q3 does not saturate: $V_{CE3} = V_{BC6} \approx 0.3V$.
- Q3 - Squaring Circuit results in narrower transition width.

Tri State TTL NAND Gates

Standard TTL Wired AND

it circuit problem when either x or y is low while the other is high, not recommended.

TTL Wired AND with Open Collector Gates

$$Y = \begin{cases} A \cdot B, \text{ if } G=1 \\ \text{Hi Z, if } G=0 \end{cases}$$

- R_c is passive pull up common to all the gates.
- R_c should not be too low since $I_{R_c} + I_{in} \leq I_{sat}$ with only one gate low.
- R_c should not be too high since this would lower V_{OH} .