Maciej Byczko	Prowadzący:	Numer ćwiczenia
Bartosz Matysiak	Bartosz Matysiak dr inż. Jacek Mazurkiewicz	
PN 10:50 TP Temat ćwiczenia: Układy Kombinacyjne i Sekwencyjne w VH		Ocena:
Grupa:	Data wykonania:	
В	6 Grudnia 2021r.	

# Spis treści

1	$\mathbf{Z}\mathbf{a}\mathbf{d}$	anie 1
	1.1	Polecenie
	1.2	Rozwiązanie
		1.2.1 Tabela prawdy
		1.2.2 Siatka Karnaugh
	1.3	Zapis za pomocą równań boolowskich
		1.3.1 Kod VHDL
	1.4	Kod VHDL TestBench
		1.4.1 Symulacja
		1.4.2 Fizyczna implementacja (Kod UCF)
	1.5	Zapis tablicowy
		1.5.1 Kod VHDL
	1.6	Kod VHDL TestBench
		1.6.1 Symulacja
		1.6.2 Fizyczna implementacja (Kod UCF)
2	Zad	anie 2
	2.1	Polecenie
	2.2	Rozwiązanie
		2.2.1 Tabela prawdy
		2.2.2 Siatki Karnaugh
	2.3	Zapis za pomocą równań boolowskich
		2.3.1 Kod VHDL
	2.4	Kod VHDL TestBench
		2.4.1 Symulacja
		2.4.2 Fizyczna implementacja (Kod UCF)
	2.5	Zapis tablicowy
		2.5.1 Kod VHDL
	2.6	Kod VHDL TestBench
		2.6.1 Symulacja
		2.6.2 Fizyczna implementacja (Kod UCF)
3	Zad	anie 3 15
	3.1	Polecenie
	3.2	Rozwiązanie
		3.2.1 Opis symboliki
		3.2.2 Schemat grafowy
		3.2.3 Tabela prawdy
		3.2.4 Kod VHDL
		3.2.5 Kod VHDL TestBench
		3.2.6 Symulacja

prawozdanie	Strona
prawozdanie	501011

		3.2.7	Fizyczna implementacja (Kod UCF)	20
4	Zada	anie 4		20
	4.1	Polece	nie	20
	4.2	Rozwi	ązanie	21
		4.2.1	Schemat stanów	21
		4.2.2	Tabela prawdy	21
		4.2.3	Kod VHDL	21
		4.2.4	Kod VHDL Testbench	22
		4.2.5	Symulacja	23
		4.2.6	Fizyczna implementacja (Kod UCF)	23
5	Wni	oski		23

# 1 Zadanie 1

# 1.1 Polecenie

Implementacja funkcji logicznej  $G(w,x,y,z) = \prod (0,2,3,4,6,7,9,11,12,13,15)$ w VHDL-u za pomocą:


- 1. Zapis równań boolowskich
- 2. Metoda zapisu tablicowego

# 1.2 Rozwiązanie

# 1.2.1 Tabela prawdy

Kod dziesiętny	W	X	у	Z	G
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	0
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	1
15	1	1	1	1	0

#### 1.2.2 Siatka Karnaugh



Rysunek 1:  $Wyj_G = w\overline{x}\overline{z} + \overline{w}\overline{y}z + wy\overline{z}$ 

# 1.3 Zapis za pomocą równań boolowskich

### 1.3.1 Kod VHDL

```
library IEEE;
      1
                           use IEEE.STD_LOGIC_1164.ALL;
      2
      3
                            entity gfunction is
      4
                                                                  Port (W: in
                                                                                                                                                                                                               STD_LOGIC;
      5
                                                                                                                                   X : in
                                                                                                                                                                                                               STD LOGIC;
      6
       7
                                                                                                                                   Y : in
                                                                                                                                                                                                               STD_LOGIC;
                                                                                                                                                                                                               STD_LOGIC;
      8
                                                                                                                                    Z : in
                                                                                                                                    S: out
                                                                                                                                                                                                                        STD LOGIC);
     9
                          end gfunction;
10
11
                           architecture Dataflow of gfunction is
12
13
                          begin
14
                                             S \le (\text{not } Z \text{ and } W \text{ and not } X) \text{ or } (\text{not } Y \text{ and } Z \text{ and not } W) \text{ or } (Y \text{ and } Y \text{ and } 
15
                                                                         not Z and W);
                         end Dataflow;
16
```

### 1.4 Kod VHDL TestBench

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY gfunctionTestbench IS


END gfunctionTestbench;

ARCHITECTURE behavior OF gfunctionTestbench IS
```

```
8
       — Component Declaration for the Unit Under Test (UUT)
9
       COMPONENT gfunction
10
11
       PORT(
             W : IN
                       std_logic;
12
             X : IN
                       std_logic;
13
             Y : IN
                       std logic;
14
             Z : IN
                       std_logic;
15
             S : OUT
                        std_logic
16
17
             );
       END COMPONENT;
18
19
      -Inputs
20
       signal W: std logic := '0';
21
       signal X : std_logic :=
                                   ,0;
22
       signal Y : std_logic :=
                                   ,0;
23
24
       signal Z : std logic := '0';
25
     -Outputs
26
       signal S : std_logic;
27
   BEGIN
28
29
     — Instantiate the Unit Under Test (UUT)
30
      uut: gfunction PORT MAP (
31
              W \Longrightarrow W,
32
              X \Rightarrow X
33
              Y \Rightarrow Y,
34
              Z \implies Z
35
               S \implies S
36
37
            );
        - Stimulus process
38
39
      stim_procw: process
      begin
40
          wait for 200 ns;
41
42
       w \le not w;
      end process;
43
44
45
     stim_procx: process
       begin
46
          wait for 100 ns;
47
       x \le not x;
48
      end process;
49
50
     stim_procy: process
51
52
      begin
53
          wait for 50 ns;
       y \le not y;
54
55
      end process;
56
57
     stim_procz: process
       begin
58
```

```
59 wait for 25 ns;
60 z <= not z;
61 end process;
62
63 END;
```

#### 1.4.1 Symulacja



#### 1.4.2 Fizyczna implementacja (Kod UCF)

```
1 # Keys
2 NET "W" LOC = "P42";
3 NET "X" LOC = "P40";
4 NET "Y" LOC = "P43";
5 NET "Z" LOC = "P38";
6
7 # LEDS
8 NET "S" LOC = "P35";
```

# 1.5 Zapis tablicowy

#### 1.5.1 Kod VHDL

```
library IEEE;
1
   use IEEE.STD_LOGIC_1164.ALL;
2
3
   entity gfunctiontruthtable is
4
       Port (WEJ: in STD_LOGIC_VECTOR (3 downto 0);
5
               WYJ : out STD_LOGIC);
6
7
   end gfunctiontruthtable;
8
   architecture Dataflow of gfunctiontruthtable is
9
10
  begin
11
     with WEJ select
12
     WYJ \le '1' \text{ when } "0001" \mid "0101" \mid "1000" \mid "1010" \mid "1110",
13
14
           '0' when others;
  end Dataflow;
15
```

#### 1.6 Kod VHDL TestBench

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY gFunctionTestBenchViaTruthTable IS
```

```
END gFunctionTestBenchViaTruthTable;
6
   ARCHITECTURE behavior OF gFunctionTestBenchViaTruthTable IS
7
8
       — Component Declaration for the Unit Under Test (UUT)
9
       COMPONENT gfunctiontruthtable
10
       PORT(
11
            WEJ : IN std_logic_vector(3 downto 0);
12
            WYJ : OUT
                         std_logic
13
            );
14
       END COMPONENT;
15
16
      -Inputs
17
      signal WEJ: std logic vector(3 downto 0) := (others => '0');
18
19
     —Outputs
20
21
      signal WYJ : std_logic;
22
  BEGIN
23
     — Instantiate the Unit Under Test (UUT)
24
      uut: gfunctiontruthtable PORT MAP (
25
26
              WEJ \implies WEJ,
             WYJ \implies WYJ
27
28
            );
29
      — Stimulus process
      stim_proc0: process
30
      begin
31
32
          wait for 25 ns;
       WEJ(0) \le not WEJ(0);
33
      end process;
34
35
36
     stim proc1: process
      begin
37
          wait for 50 ns;
38
       WEJ(1) \le not WEJ(1);
39
      end process;
40
41
42
     stim_proc2: process
      begin
43
44
         wait for 100 ns;
       WEJ(2) \le not WEJ(2);
45
      end process;
46
47
     stim_proc3: process
48
      begin
49
          wait for 200 ns;
50
       WEJ(3) \le not WEJ(3);
51
      end process;
52
53
54 END;
```

### 1.6.1 Symulacja



### 1.6.2 Fizyczna implementacja (Kod UCF)

```
1 # Keys

2 NET "WEJ(0)" LOC = "P42";

3 NET "WEJ(1)" LOC = "P40";

4 NET "WEJ(2)" LOC = "P43";

5 NET "WEJ(3)" LOC = "P38";

6

7 # LEDS

8 NET "WYJ" LOC = "P35";
```

# 2 Zadanie 2

### 2.1 Polecenie

Implementacja układu translatora kodu **4-bit kod NKB na 4-bit kod Aikena** w VHDL-u za pomocą:


- 1. Zapis równań boolowskich
- 2. Metoda zapisu tablicowego


# 2.2 Rozwiązanie


# 2.2.1 Tabela prawdy

TZ: 1 1 toda	NKB				Kod Aikena			
Kod dziesiętny	W	X	у	Z	W	X	у	z
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	1	0	1	1
6	0	1	1	0	1	1	0	0
7	0	1	1	1	1	1	0	1
8	1	0	0	0	1	1	1	0
9	1	0	0	1	1	1	1	1
10	1	0	1	0	-	-	-	-
11	1	0	1	1	-	-	-	-
12	1	1	0	0	-	-	-	-
13	1	1	0	1	_	-	-	-
14	1	1	1	0	_	-	-	-
15	1	1	1	1	-	-	-	-


# 2.2.2 Siatki Karnaugh







$$x_A = x\overline{z} + xy + w$$



### 2.3 Zapis za pomocą równań boolowskich

#### 2.3.1 Kod VHDL

```
library IEEE;
1
   use IEEE.STD_LOGIC_1164.ALL;
2
3
   entity boolean_aiken is
4
5
        Port (w: in
                           STD_LOGIC;
                 x : in
                           STD_LOGIC;
6
                           STD LOGIC;
7
                   : in
                           STD_LOGIC;
8
                   : in
                            STD_LOGIC;
9
                   : out
                            STD LOGIC;
10
                   : out
11
                   : out
                            STD LOGIC;
                            STD_LOGIC);
12
                 d: out
   end boolean_aiken;
13
14
   architecture Dataflow of boolean_aiken is
15
16
17
   begin
   a \le (x \text{ and } z) \text{ or } (x \text{ and } y) \text{ or } (w);
18
   b \le (x \text{ and not } z) \text{ or } (x \text{ and } y) \text{ or } (w);
19
   c \le (not x and y) or (x and not y and z) or (w);
   d <= (z);
21
22
   end Dataflow;
23
```

#### 2.4 Kod VHDL TestBench

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


ENTITY boolean_aiken_testbench IS
END boolean_aiken_testbench;

ARCHITECTURE behavior OF boolean_aiken_testbench IS
```

```
8
        — Component Declaration for the Unit Under Test (UUT)
9
       COMPONENT boolean_aiken
10
11
       PORT(
             w : IN
                       std_logic;
12
                       std_logic;
              x : IN
13
              y : IN
                       std_logic;
14
                       std_logic;
              z : IN
15
              a : OUT
                         std_logic;
16
17
                : OUT
                         std logic;
                         std_logic;
              c : OUT
18
              d: OUT
                         std_logic
19
20
       END COMPONENT;
21
22
      -Inputs
23
       signal w : std_logic :=
                                   ,0;
24
       signal x : std_logic :=
                                    '0';
25
       signal y : std_logic :=
                                    '0';
26
       signal z : std_logic :=
                                   '0';
27
28
     —Outputs
29
       signal a : std_logic;
30
       signal b : std_logic;
31
32
       signal c : std_logic;
       signal d : std_logic;
33
   BEGIN
34
35
     — Instantiate the Unit Under Test (UUT)
36
      uut: boolean_aiken PORT MAP (
37
               w \implies w,
38
39
               x \Rightarrow x,
40
               y \implies y,
41
               z \implies z,
               a \implies a,
42
               b \implies b,
43
               c \implies c,
44
               d \implies d
45
             );
46
47
         Stimulus process
48
49
      stim_procw: process
       begin
50
          wait for 200 ns;
51
52
       w \le not w;
      end process;
53
54
55
     stim_procx: process
       begin
56
57
          wait for 100 ns;
        x \le not x;
58
```

```
59
      end process;
60
61
     stim_procy: process
       begin
62
          wait for 50 ns;
63
64
        y \le not y;
      end process;
65
66
67
     stim_procz: process
       begin
68
          wait for 25 ns;
69
70
        z \le not z;
      end process;
71
72
  END;
```

#### 2.4.1 Symulacja



#### 2.4.2 Fizyczna implementacja (Kod UCF)

```
# Keys
2 \text{ NET "W" LOC} = "P42";
  NET "X" LOC = "P40";
  NET "Y" LOC = "P43";
  NET "Z" LOC = "P38";
6
7
  # LEDS
            LOC = "P35";
  NET "A"
            LOC = "P29";
  NET "B"
  NET "C"
            LOC = "P33";
10
            LOC = "P34";
11 NET "D"
```

### 2.5 Zapis tablicowy

#### 2.5.1 Kod VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity table_aiken is
   Port ( WEJ : in STD_LOGIC_VECTOR (3 downto 0);
   A : out STD_LOGIC;
```

```
B: out
                        STD LOGIC;
7
              C : out
                        STD LOGIC;
8
              D: out
                        STD LOGIC);
9
10
  end table aiken;
11
   architecture Dataflow of table_aiken is
12
13
  begin
14
  with WEJ select
15
    A \le 0' when "0000" | "0001" | "0010" | "0011" | "0100",
16
17
         '1' when others;
18
   with WEJ select
    B \le 0' when "0000" | "0001" | "0010" | "0011" | "0101",
19
         '1' when others;
20
21
   with WEJ select
    C \le 0' when "0000" | "0001" | "0100" | "0110" | "0111",
22
23
         '1' when others;
24
   with WEJ select
    D \le 0' when "0000" | "0010" | "0100" | "0110" | "1000",
25
         '1' when others;
26
27
28
  end Dataflow;
```

### 2.6 Kod VHDL TestBench

```
LIBRARY ieee;
1
  USE ieee.std_logic_1164.ALL;
2
3
  ENTITY table aiken testbench IS
4
  END table_aiken_testbench;
5
6
7
  ARCHITECTURE behavior OF table aiken testbench IS
8
       — Component Declaration for the Unit Under Test (UUT)
9
       COMPONENT table_aiken
10
       PORT(
11
            WEJ: IN std logic vector (3 downto 0);
12
            A : OUT
                      std_logic;
13
            B: OUT
                      std_logic;
14
            C: OUT
                      std_logic;
15
            D: OUT
                      std_logic
16
           );
17
       END COMPONENT;
18
19
20
21
      —Inputs
      signal WEJ : std_logic_vector(3 downto 0) := (others => '0');
22
23
     —Outputs
24
      signal A : std_logic;
25
      signal B: std logic;
26
      signal C : std_logic;
27
```

```
28
       signal D : std_logic;
29
   BEGIN
30
31
     — Instantiate the Unit Under Test (UUT)
32
       uut: table_aiken PORT MAP (
33
               WEJ \implies WEJ,
34
               A \implies A
35
               B \implies B,
36
               C \implies C,
37
               D \Rightarrow D
38
             );
39
40
      — Stimulus process
41
      stim_proc0: process
42
       begin
43
          wait for 25 ns;
44
       WEJ(0) \le not WEJ(0);
45
      end process;
46
47
     stim_proc1: process
48
49
       begin
          wait for 50 ns;
50
        WEJ(1) \le not WEJ(1);
51
52
      end process;
53
     stim_proc2: process
54
55
       begin
          wait for 100 ns;
56
       WEJ(2) \le not WEJ(2);
57
      end process;
58
59
60
     stim_proc3: process
       begin
61
          wait for 200 ns;
62
       WEJ(3) \le not WEJ(3);
63
64
      end process;
65
66
  END;
```

### 2.6.1 Symulacja



## 2.6.2 Fizyczna implementacja (Kod UCF)

```
1 # Keys
2 NET "WEJ(0)" LOC = "P42";
```

```
3 NET "WEJ(1)" LOC = "P40";
4 NET "WEJ(2)" LOC = "P43";
5 NET "WEJ(3)" LOC = "P38";
6
7 # LEDS
8 NET "A" LOC = "P35";
9 NET "B" LOC = "P29";
10 NET "C" LOC = "P33";
11 NET "D" LOC = "P34";
```

# 3 Zadanie 3

#### 3.1 Polecenie

Detektor sekwencji 11011, automat Mealy-ego, jedno wejście, jedno wyjście, brak resetu, sekwencja prawidłowa 5-bitowa w VHDL-u jako maszyna stanów.

# 3.2 Rozwiązanie

#### 3.2.1 Opis symboliki

#### Alfabet wejściowy

- $z_0 = 0$
- $z_1 = 1$


#### Stany wewnętrzne

- $q_0$  stan początkowy | wprowadzono niepoprawny ciąg bitów
- $q_1$  wprowadzono pierwszą cyfrę prawidłowego ciągu
- $q_2$  wprowadzono drugą cyfrę prawidłowego ciągu
- $q_3$  wprowadzono trzecią cyfrę prawidłowego ciągu
- $q_4$  wprowadzono czwartą cyfrę prawidłowego ciągu
- $q_5$  wprowadzono poprawną sekwencję

#### Alfabet wyjścia

- $y_0$  Wprowadzony ciąg nadal jest niepoprawny
- $y_1$  Wprowadzono poprawną sekwencję

# 3.2.2 Schemat grafowy



# 3.2.3 Tabela prawdy

C	Q(t)				Q(t+1)			<b>3</b> 7
S	$Q_2$	$Q_1$	$Q_0$	Z	$Q_2$	$Q_1$	$Q_0$	Y
$Q_0$	0	0	0	0	0	0	0	0
$Q_0$	0	0	0	1	0	0	1	0
$Q_1$	0	0	1	0	0	0	0	0
$Q_1$	0	0	1	1	0	1	0	0
$Q_2$	0	1	0	0	0	1	1	0
$Q_2$	0	1	0	1	0	1	0	0
$Q_3$	0	1	1	0	0	0	0	0
$Q_3$	0	1	1	1	1	0	0	0
$Q_4$	1	0	0	0	0	0	0	0
$Q_4$	1	0	0	1	1	0	1	0
$Q_5$	1	0	1	0	0	1	1	1
$Q_5$	1	0	1	1	0	1	0	1
_	1	1	0	0	_	_	_	_
_	1	1	0	1	_	_	_	_
	1	1	1	0	-	_	_	_
_	1	1	1	1	_	_	_	_

#### 3.2.4 Kod VHDL

```
library IEEE;
1
   use IEEE.STD_LOGIC_1164.ALL;
2
3
   entity detectormodule is
4
        Port ( Z : in STD_LOGIC;
5
               CLK: in STD LOGIC;
6
               Y : out STD_LOGIC);
7
8
   end detectormodule;
9
   architecture Behavioral of detectormodule is
10
11
   type state_type is (Q0, Q1, Q2, Q3, Q4, Q5);
12
   signal state: state_type := Q0;
13
   signal next_state : state_type := Q0;
15
16
   begin
17
     process1 : process (CLK)
     begin
18
        if rising_edge(CLK) then
19
          state <= next_state;
20
21
       end if;
22
     end process process1;
23
     process2: process(state, Z)
24
     begin
25
        next_state <= state; — default
26
        case state is
27
          when Q0 \Rightarrow
28
            if Z = '1' then
29
              next state <= Q1;
30
            end if;
31
          when Q1 \Rightarrow
32
            if Z = 0, then
33
              next_state <= Q0;
34
            else
35
              next_state <= Q2;
36
            end if;
37
          when Q2 \Rightarrow
38
            if Z = 0, then
39
              next_state <= Q3;
40
            end if;
41
42
          when Q3 \Rightarrow
            if Z = '0' then
43
              next_state <= Q0;
44
            else
45
              next_state <= Q4;
46
            end if;
47
          when Q4 \Rightarrow
48
            if Z = '0' then
49
```

```
next_state <= Q0;
50
51
            else
               next\_state \le Q5;
52
            end if;
53
          when Q5 \Rightarrow
54
            if Z = 0, then
55
              next_state <= Q3;
56
            else
57
               next\_state \ll Q2;
58
            end if;
59
        end case;
60
     end process process2;
61
62
63
     — process3
     Y \le '1' when state = Q5 else '0'; — brak roznicy miedzy
64
        automatem moorea i mealyego
65
   end Behavioral;
66
```


#### 3.2.5 Kod VHDL TestBench

```
LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
2
3
  ENTITY detectorTestBench IS
4
  END detectorTestBench;
5
6
7
  ARCHITECTURE behavior OF detectorTestBench IS
8
       — Component Declaration for the Unit Under Test (UUT)
9
       COMPONENT detectormodule
10
       PORT(
11
            Z : IN std_logic;
12
            CLK : IN std_logic;
13
            Y: OUT std_logic
14
           );
15
16
      END COMPONENT;
17
      —Inputs
18
      signal Z : std_logic := '0';
19
      signal CLK: std logic := '0';
20
21
22
     —Outputs
      signal Y : std_logic;
23
24
     — Clock period definitions
25
      constant CLK_period : time := 100 ns;
26
27
  BEGIN
28
29
     — Instantiate the Unit Under Test (UUT)
30
      uut: detectormodule PORT MAP (
31
```

```
Z \implies Z
32
               CLK \Rightarrow CLK,
33
               Y \Rightarrow Y
34
35
             );
36
      — Clock process definitions
37
      CLK_process : process
38
       begin
39
       CLK \ll 0;
40
        wait for CLK_period/2;
41
       CLK <= '1';
42
        wait for CLK_period/2;
43
      end process;
44
45
46
      — Stimulus process
47
      stim_proc: process
48
49
       begin
       — initial : '0'
50
          wait for 125 ns;
51
52
        Z <= '1';
53
        wait for 100 ns;
54
55
        Z <= '0';
56
        wait for 100 ns;
57
58
        Z <= '1';
59
        wait for 300 ns;
60
61
62
        Z <= '0';
        wait for 200 ns;
63
64
        Z <= '1';
65
        wait for 200 ns;
66
67
        Z <= '0';
68
        wait for 100 ns;
69
70
        Z <= '1';
71
        wait for 100 ns;
72
73
        Z <= '0';
74
75
        wait for 100 ns;
76
        Z <= '1';
77
        wait for 200 ns;
78
79
        Z <= '0';
80
81
        wait for 100 ns;
82
```

```
Z <= '1';
83
        wait for 200 ns;
84
85
       Z <= '0';
86
        wait for 100 ns;
87
88
       Z <= '1';
89
        wait for 100 ns;
90
      end process;
91
92
93
  END;
```

## 3.2.6 Symulacja



#### 3.2.7 Fizyczna implementacja (Kod UCF)

```
1  # Clocks
2  NET "CLK" LOC = "P7" | BUFG = CLK | PERIOD = 5ms HIGH 50%;
3
4  # Keys
5  NET "Z" LOC = "P42";
6
7  # LEDS
8  NET "Y" LOC = "P35";
```


# 4 Zadanie 4

### 4.1 Polecenie

Zaprojektować licznik synchroniczny liczący w tył na bazie kodu Aikena w zakresie 0-6 (mod 7) jako maszyna stanów.

# 4.2 Rozwiązanie

# 4.2.1 Schemat stanów



# 4.2.2 Tabela prawdy

		Q(	(t)		Q(t+1)				
$\lfloor n \rfloor$	$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3$	$Q_2$	$Q_1$	$Q_0$	
0	0	0	0	0	1	1	0	0	
1	0	0	0	1	0	0	0	0	
2	0	0	1	0	0	0	0	1	
3	0	0	1	1	0	0	1	0	
4	0	1	0	0	0	0	1	1	
5	1	0	1	1	0	1	0	0	
6	1	1	0	0	1	0	1	1	

# 4.2.3 Kod VHDL

```
library IEEE;
1
   use IEEE.STD_LOGIC_1164.ALL;
2
3
   entity aiken counter is
4
       Port ( CLK : in STD_LOGIC;
5
               Q : out STD_LOGIC_VECTOR (3 downto 0));
6
7
   end aiken counter;
8
   architecture Behavioral of aiken_counter is
9
10
     type state_type is (s6, s5, s4, s3, s2, s1, s0);
11
     signal state : state_type := s6;
12
13
   begin
14
15
     processc: process (CLK)
16
     begin
17
       if rising_edge(CLK) then
18
          case state is
19
            when s6 \Rightarrow state \ll s5 after 5ns;
20
            when s5 \Rightarrow state \ll s4 after 5ns:
21
22
            when s4 \Rightarrow state \ll s3 after 5ns;
            when s3 \Rightarrow state \ll s2 after 5ns;
23
            when s2 \Rightarrow state \ll s1 after 5ns;
24
25
            when s1 \Rightarrow state \ll s0 after 5ns;
            when s0 \Rightarrow state \ll s6 after 5ns;
26
          end case;
27
28
       end if;
29
     end process processc;
30
     Q(3) \ll 1 when state = s6 or state = s5 else '0';
31
     Q(2) \ll 1 when state = s6 or state = s4 else '0';
32
     Q(1) \ll 1 '1' when state = s5 or state = s3 or state = s2 else '0';
33
     Q(0) \ll 1 when state = s5 or state = s3 or state = s1 else
34
35
  end Behavioral;
36
```

#### 4.2.4 Kod VHDL Testbench

```
LIBRARY ieee;
  USE ieee.std logic 1164.ALL;
3
  ENTITY aiken_counter_testbench IS
4
  END aiken counter testbench;
5
6
  ARCHITECTURE behavior OF aiken_counter_testbench IS
7
8
      — Component Declaration for the Unit Under Test (UUT)
9
      COMPONENT aiken_counter
10
11
      PORT(
            CLK : IN std_logic;
12
            Q : OUT std_logic_vector(3 downto 0)
13
```

```
14
            );
       END COMPONENT;
15
16
      -Inputs
17
      signal CLK : std_logic := '0';
18
19
      -Outputs
20
       signal Q : std_logic_vector(3 downto 0);
21
22
      — Clock period definitions
23
24
      constant CLK_period : time := 10 ns;
25
   BEGIN
26
27
     — Instantiate the Unit Under Test (UUT)
28
      uut: aiken_counter PORT MAP (
29
              CLK \Rightarrow CLK,
30
              Q \Rightarrow Q
31
32
            );
33
      — Clock process definitions
34
35
      CLK_process : process
      begin
36
       CLK \ll 0;
37
        wait for CLK_period/2;
38
       CLK \ll '1';
39
        wait for CLK_period/2;
40
41
      end process;
  END;
42
```

#### 4.2.5 Symulacja



#### 4.2.6 Fizyczna implementacja (Kod UCF)

```
1 # Clocks
2 NET "CLK" LOC = "P7" | BUFG = CLK | PERIOD = 5ms HIGH 50%;
3
4 # LEDS
5 NET "Q(0)" LOC = "P35";
6 NET "Q(1)" LOC = "P29";
7 NET "Q(2)" LOC = "P33";
8 NET "Q(3)" LOC = "P34";
```

# 5 Wnioski

Na początku trudność sprawiło nam testowanie modułów w języku VHDL. Problem rozwiązał się sam, w momencie, gdy natknięcia się na materiał instruktażowy, w którym pokazane zostało, że

przy testowaniu modułu, plik testowy vh<br/>d należy wygenerować na podstawie napisanego modułu (sam moduł nie stanowi pliku testowego).