December 3-6, 2018
Santa Clara Convention Center,
Santa Clara, CA



Machine-Readable Specifications of RISC-V ISA

M. Chupilko, A. Kamkin, A. Kotsynyak, A. Protsenko, S. Smolov, A. Tatarnikov



Ivannikov Institute for System Programming Russian Academy of Sciences



- High-level synthesis (HLS)
 - High-level HDL (Chisel, BSV, SystemC) → RTL (Verilog, VHDL)
- Cross development tools and virtual platforms
 - ADL (CodAL, nML) → simulator + compiler (Codasip, Imperas)
- Functional and security verification
 - ADL + scenarios → assembly (MicroTESK, Genesys-Pro, RAVEN)
 - HLS (Clash) + equivalence checking (Yosys, ABC, JasperGold)
 - Theorem provers and proof assistants (Isabelle/HOL, Coq, PVS)
 - ADL + SW code + properties (MicroTESK + Why3 + SMT)



Technical activities

- SW models: C/C++ (Spike, QEMU, RV8, gem5, Imperas, etc.)
- ISA-centric ADL: nML (ISP RAS), CodAL (Codasip)
- High-level HDL: Chisel, Bluespec SystemVerilog


Research activities

- Functional languages: Haskell (Bluespec, Galois, MIT)
- ISA-centric ADL: L3 DSL (SRI), nML (ISP RAS)
- Logic frameworks: Coq (MIT), HOL4 (SRI), Why3 (ISP RAS)
- ... and possibly more (not familiar with all of them)

RISC-V Open Specifications

- https://github.com/mit-plv/riscv-semantics
 by MIT in Haskell
- https://github.com/cliffordwolf/riscv-formal
 by Clifford Wolf (Symbiotic EDA) in SystemVerilog
- https://github.com/samuelgruetter/riscv-coq
 by Samuel Gruetter (MIT) in Coq
- https://github.com/rsnikhil/RISCV ISA Formal Spec in BSV by Rishiyur Nikhil (Bluespec) in Bluespec SystemVerilog
- https://github.com/rsnikhil/RISCV-ISA-Spec
 by Rishiyur Nikhil (Bluespec) in Haskell
- https://github.com/SRI-CSL/I3riscv
 by Prashant Mundkur (SRI International) in L3
- https://forge.ispras.ru/projects/microtesk-riscv by ISP RAS in nML

Specification Approach and Framework





nML Language Overview

```
#ifdef RV64I
let XLEN = 64
...
#else
...
#endif
type WORD = card(32)
type XWORD = card(XLEN)
type FLOAT32 = float(23, 8)

reg XREG [32, XWORD]
reg PC [XWORD]
```

```
let MEMORY_SIZE_IN_WORDS = 2 ** (XLEN - 2)
shared mem MEM[MEMORY_SIZE_IN_WORDS, WORD]
```


```
op add (rd: X, rs1: X, rs2: X)
  syntax = format("add %s, %s, %s",
  rd.syntax, rs1.syntax, rs2.syntax)
  image = format("0000000%s%s000%s0110011",
   rs2.image, rs1.image, rd.image)
  action = {
  rd = rs1 + rs2;
}
```

```
mode X (i: card(5)) = XREG[i]
 syntax = format("%s",
  if i==0 then ZERO().syntax
  elif i==1 then RA().syntax
  elif i==2 then SP().syntax
  elif i==3 then GP().syntax
  elif i==4 then TP().syntax
  elif i \ge 5 && i \le 7 then
    Temp (coerce (card (3), i-5)).syntax
  elif i \ge 8 && i \le 9 then
    Saved (coerce (card (4), i-8)).syntax
  elif i>=10 && i<=17 then
    Func (coerce (card (3), i-10)).syntax
  elif i > = 18 \& \& i < = 27 then
    Saved (coerce (card (4), i-16)).syntax
  else
    Temp (coerce (card (3), i-25)).syntax
image = format("%5s", i)
```


RISC-V Specifications

Specifications Characteristic					Value		
RISC-V Instruction Set Manual Vol. I: User-Level ISA (v. 2.2)					145 pages (94 pages in chapters 2-18)		
Base	Extension				Base	Extension	In Total
RV32I	M	F	С	Р	24 pages	44 pages	68 pages
RV32E	Α	D	В	V			
RV64I		Q	J	N	2 pages	24 pages	26 pages
RV128I		L	Т				
# Specified Instructions					200+ instructions		
ISA Specifications Size (nML)					4 500 LOC (w/o comments)		
MMU Specification Size (MMUSL)					0 LOC (unspecified)		

Application 1: Test Program Generation (1/3)



Application 1: Test Program Generation (2/3)





Application 1: Test Program Generation (3/3)

```
class MyTemplate < RiscVBaseTemplate</pre>
 def run
  block(:combinator => 'product',
        :compositor => 'random') {
   iterate {
    xor x(), x(), x() do situation(...) end
    lui x(),
                             • Combinatorial Brute Force
   iterate {
    and x(), x(), x()

    Randomization

    or x(), x(), x()

    Constraint Solving

  }.run

    Self Checking


 end
end
```

- # Single Test Case # Initialization ori a7, a7, 0x2d7 **slli** a7, a7, 0xb ori a7, a7, 0x1 **slli** a7, a7, 0xb ori a7, a7, 0x3d2 ori t3, t3, 0x164 **slli** t3, t3, 0xb ori t3, t3, 0x52b **slli** t3, t3, 0xb t3, t3, 0x24e # Stimulus and s4, a7, a7 s8, s4, t3 xor
- Test templates similar to **RISC-V Foundation's Tests** $2 \times 2 = 4$ test cases https://github.com/riscv/riscv-tests
- Test templates similar to RISC-V Torture Test Generator https://github.com/ucb-bar/riscv-torture


Code is distributed under Apache License, v2.0



Application 2: Binary Code Verification (1/2)



Application 2: Binary Code Verification (2/2)



Future Work Directions

RISC-V specifications

- Specification of subsets (RV128I, Q, L, B, T, J, P, V, and N)
- Specification of MMU (address translation mechanisms)

MicroTESK framework

- Online test program generation (post-silicon verification)
- RTL generation (golden model for equivalence checking)

Specifications validation

- Testing (self checking, co-simulation, coverage analysis)
- Formal equivalence checking (HLS to Verilog + BMC)

MicroTESK

Verification Technology for Microprocessors



start:

XO, Page_table #0×0831, LSL sctlr ell, x0 250 -#0×0020. #0×4000,

http://www.microtesk.org

microtesk-support@ispras.ru

forge.ispras.ru/projects/microtesk

Home My page Projects Help

MicroTESK

Overview Overview

MicroTESK is a reconfigurable (retargetable and extendable) model-based test program generator (TPG) for microprocessors and other programmable devices (such kind of tools are also called instruction stream generators or ISG). The generator is customized with the help of instruction-set architecture (ISA) specifications and configuration files, which describe parameters of the microprocessor subsystems (pipeline, memory and others). The suggested approach eases the model development and makes it possible to apply the model-based testing in the early design stages when the microprocessor architecture is frequently modified.

The current version of the tool supports ISA specification (in nML) and manual development of test program templates (in @ Ruby). It also implements lightweight methods for automated test program generation, including random-based and combinatorial techniques. Facilities for describing memory management units and microprocessor pipelines (microarchitectural networks) are under development, and so are the methods for advanced test program generation. The framework is applicable to a wide range of microprocessor architectures including RISC (ARM, MIPS, SPARC, etc.), CISC (x86, etc.), VLIW/EPIC (Elbrus, Itanium, etc.), DSP,

