



NATIONAL RESEARCH
UNIVERSITY



Computer Architecture and Operating Systems

Lecture 4: Instructions

Andrei Tatarnikov

atatarnikov@hse.ru

[@andrewt0301](#)

ISA Design Principles

- *Design Principle 1: Simplicity favors regularity*
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost
- *Design Principle 2: Smaller is faster*
 - c.f. main memory: millions of locations
- *Design Principle 3: Good design demands good compromises*
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

R-format Instructions

| funct7 | rs2 | rs1 | funct3 | rd | opcode |
|--------|--------|--------|--------|--------|--------|
| 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits |

add x9, x20, x21

| | | | | | |
|---------|-------|-------|-----|-------|---------|
| 0 | 21 | 20 | 0 | 9 | 51 |
| 0000000 | 10101 | 10100 | 000 | 01001 | 0110011 |

0000 0001 0101 1010 0000 0100 1011 0011_{two} = 015A04B3₁₆

■ Arithmetic Instructions

- opcode: operation code
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1 and rs2: first and second source register 5-bit numbers
- funct7: 7-bit function code (additional opcode)

R-format Example


| | | | | | |
|--------|--------|--------|--------|--------|--------|
| funct7 | rs2 | rs1 | funct3 | rd | opcode |
| 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits |

add x9, x20, x21

| | | | | | |
|---------|-------|-------|-----|-------|---------|
| 0 | 21 | 20 | 0 | 9 | 51 |
| 0000000 | 10101 | 10100 | 000 | 01001 | 0110011 |

0000 0001 0101 1010 0000 0100 1011 0011_{two} = 015A04B3₁₆

I-format Instructions



- Immediate arithmetic and load instructions
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base address
 - 2s-complement, sign extended

S-format Instructions



- Different immediate format for store instructions
 - rs1: base address register number
 - rs2: source operand register number
 - immediate: offset added to base address
 - Split so that rs1 and rs2 fields always in the same place

Any Questions?

```
                .text
__start:        addi t1, zero, 0x18
                addi t2, zero, 0x21
cycle:          beq t1, t2, done
                slt t0, t1, t2
                bne t0, zero, if_less
                nop
                sub t1, t1, t2
                j cycle
                nop
if_less:        sub t2, t2, t1
                j cycle
done:           add t3, t1, zero
```