
Digital Design Through Embedded Programming



G. V. V. Sharma

https://creativecommons.org/licenses/by-sa/3.0/ and https://www.gnu.org/licenses/fdl-1.3.en.html First manual appeared in 2015

Contents

1	Install									
	1.1	Termux								
	1.2	Platformio								
	1.3	Arduino Droid								
2	Seven	Seven Segment Display								
	2.1	Components								
	2.2	Display Control through Hardware								
		2.2.1 Powering the Display								
		2.2.2 Controlling the Display								
	2.3	Display Control through Software								
3	7447	5								
	3.1	Hardware								
	3.2	Software								
	3.3	Problems								
	T 7									
4		nugh Map								
	4.1	Incrementing Decoder								
	4.2	Dont Care								
	4.3	Problems								
5	7474	26								
	5.1	Components								
	5.2	Decade Counter								
	5.3	Problems								
6	Finite	State Machine 33								
	6.1	Problems								
7	Assem	ably Programming 36								
•	7.1	Setup								
	7.2	Seven Segment Display								
	7.3	7447								
	7.4	Display Control								
	7.5	Blink through TIMER								
	7.6	Blink through Cycle Delays								
	7.7	Memory								
	7.8	Problems								
_										
8		dded C 40 Blink								
	8.1									
	8.2									
	8.3	GCC-Assembly								
	8.4	LCD								
	8.5	Problems								

1 Installation

1.1 Termux

1. On your android device, install fdroid apk from

https://www.f-droid.org/

- 2. Install Termux from apkpure
- 3. Install basic packages on termux

#Give termux access to your user directory in android termux-setup-storage

#Upgrade packages apt update && apt upgrade apt install build-essential openssh

#Mandatory packages apt install curl git wget subversion proot proot-distro python nmap neovim ranger

#——————End Install Termux

4. Install debian on termux

proot-distro install debian proot-distro login debian

1.2 Platformio

1. Install Packages

apt update && apt upgrade apt install apt-utils build-essential cmake neovim apt install git wget subversion imagemagick nano apt install avra avrdude gcc-avr avr-libc #----End Installing debian on termux---------- Installing python3 on termuxdebian apt install python3-pip python3-numpy python3-scipy python3-matplotlib python3-mpmath python3sympy python3-cvxopt #---- End installing python3 on termuxdebian ______ #---- Installing platformio on termuxdebian python3 -m venv gvenv source gvenv/bin/activate pip3 install platformio #---- End installing python3 on termuxdebian

2. Execute the following on debian

cd ide/piosetup/codes pio run

3. Connect your arduino to the laptop/rpi and type

pio run -t nobuild -t upload

4. The LED beside pin 13 will start blinking

1.3 Arduino Droid

- 1. Install ArduinoDroid from apkpure
- 2. Open ArduinoDroid and grant all permissions
- 3. Connect the Arduino to your phone via USB-OTG
- 4. For flashing the bin files, in ArduinoDroid,

Actions->Upload->Upload Precompiled

then go to your working directory and select

pio/build/uno/firmwarehex

for uploading hex file to the Arduino Uno

5. The LED beside pin 13 will start blinking

2 SEVEN SEGMENT DISPLAY

We show how to control a seven segment display.

2.1 Components

Component	Value	Quantity
Resistor	220 Ohm	1
Arduino		1
Seven Segment Display		1
Decoder	7447	1
Flip Flop	7474	2
Jumper Wires		20

TABLE 2.1: Components

- Breadboard: The breadboard can be divided into 5 segments. In each of the green segements, the pins are internally connected so as to have the same voltage. Similarly, in the central segments, the pins in each column are internally connected in the same fashion as the blue columns.
- 2. Seven Segment Display: The seven segment display in Fig. 2.2 has eight pins, *a*, *b*, *c*, *d*, *e*, *f*, *g* and *dot* that take an active LOW input, i.e. the LED will glow only if the input is connected to ground. Each of these pins is connected to an LED segment. The *dot* pin is reserved for the LED.
- 3. Arduino: The Arduino Uno has some ground pins, analog input pins A0-A3 and digital pins D1-D13 that can be used for both input as well as output. It also has two power pins that can generate 3.3V and 5V. In the following exercises, only the GND, 5V and digital pins will be used.

2.2 Display Control through Hardware

2.2.1 Powering the Display:

1. Plug the display to the breadboard in Fig. 2.1 and make the connections in Table 2.2. Henceforth, all 5V and GND connections will be made from the breadboard.

Arduino	Breadboard
5V	Top Green
GND	Bottom Green

TABLE 2.2: Supply for Bread board




Fig. 2.1: Bread board connections

Breadboard		Display
5V	Resistor	COM
GND		DOT

TABLE 2.3: Connecting Seven segment display on Bread board




Fig. 2.2: Seven Segment pins

- 2. Make the connections in Table 2.3.
- 3. Connect the Arduino to the computer. The DOT led should glow.
- 2.2.2 Controlling the Display: Fig. 2.3 explains how to get decimal digits using the seven segment display. GND=0.
 - 1. Generate the number 1 on the display by connecting only the pins b and c to GND (=0). This corresponds to the first row of 2.4. 1 means not connecting to GND.
 - 2. Repeat the above exercise to generate the number 2 on the display.
 - 3. Draw the numbers 0-9 as in Fig. 2.3 and complete Table 2.4

a	b	c	d	e	f	g	lecima
0	0	0	0	0	0	1	0

TABLE 2.4

2.3 Display Control through Software

- 1. Make connections according to Table 2.5
- 2. Download the following code using the arduino IDE and execute

ide/sevenseg/codes/sevenseg/sevenseg.cpp

3. Now generate the numbers 0-9 by modifying the above program.




Fig. 2.3: Seven Segment connections

Arduino	2	3	4	5	6	7	8
Display	a	b	С	d	e	f	g

TABLE 2.5

3 7447

Here we show how to use the 7447 BCD-Seven Segment Display decoder to learn Boolean logic.

3.1 Hardware

1. Make connections between the seven segment display in Fig. 2.2 and the 7447 IC in Fig. 3.1 as shown in Table 3.2

Component	Value	Quantity
Resistor	220 Ohm	1
Arduino	UNO	1
Seven Segment Display		1
Decoder	7447	1
Jumper Wires	M-M	20
Breadboard		1

TABLE 3.1: 7447 components

7447	ā	\bar{b}	\bar{c}	\bar{d}	ē	\bar{f}	Ē
Display	a	b	с	d	e	f	g

TABLE 3.2

2. Make connections to the lower pins of the 7447 according to Table 3.3 and connect $V_{CC} = 5$ V. You should see the number 0 displayed for 0000 and 1 for 0001.

D	C	В	A	Decimal
0	0	0	0	0
0	0	0	1	1

TABLE 3.3

3. Complete Table 3.3 by generating all numbers between 0-9.



Fig. 3.1

3.2 Software

1. Now make the connections as per Table 3.4 and execute the following program

$$ide/7447/codes/gvv_ard_7447/gvv_ard_7447.cpp$$

7447	D	С	В	A
Arduino	5	4	3	2

TABLE 3.4

In the truth table in Table 3.5, W, X, Y, Z are the inputs and A, B, C, D are the outputs. This table represents the system that increments the numbers 0-8 by 1 and resets the number 9 to 0 Note that D = 1 for the inputs 0111 and 1000. Using *boolean* logic,

$$D = WXYZ' + W'X'Y'Z \tag{3.1}$$

Note that 0111 results in the expression WXYZ' and 1000 yields W'X'Y'Z.

2. The code below realizes the Boolean logic for B, C and D in Table 3.5. Write the logic for A and verify.

3. Now make additional connections as shown in Table 3.6 and execute the following code. Comment.

Solution: In this exercise, we are taking the number 5 as input to the arduino and displaying it on the seven segment display using the 7447 IC.

- 4. Verify the above code for all inputs from 0-9.
- 5. Now write a program where
 - a) the binary inputs are given by connecting to 0 and 1 on the breadboard
 - b) incremented by 1 using Table 3.5 and
 - c) the incremented value is displayed on the seven segment display.
- 6. Write the truth table for the 7447 IC and obtain the corresponding boolean logic equations.
- 7. Implement the 7447 logic in the arudino. Verify that your arduino now behaves like the 7447 IC.

3.3 Problems

1. Obtain the Boolean Expression for the Logic circuit shown below in Fig. 3.2. (CBSE 2013)

Z	Y	X	W	D	С	В	A
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0

TABLE 3.5: Truth table for incrementing Decoder.

	Z	Y	X	W
Input	0	1	0	1
Arduino	9	8	7	6

TABLE 3.6




Fig. 3.2

2. Verify the Boolean Expression (CBSE 2013)

$$A + C = A + A'C + BC \tag{3.2}$$

3. Draw the Logic Circuit for the following Boolean Expression (CBSE 2015)

$$f(x, y, z, w) = (x' + y)z + w'$$
(3.3)

4. Verify the following (CBSE 2015)

$$U' + V = U'V' + U'V + UV$$
 (3.4)


5. Draw the Logic Circuit for the given Boolean Expression (CBSE 2015)

$$(U+V')W'+Z \tag{3.5}$$

6. Verify the following using Boolean Laws (CBSE 2015)

$$X + Y' = XY + XY' + X'Y'$$
 (3.6)

- 7. Write the Boolean Expression for the result of the Logic Circuit as shown in Fig. 3.3 (CBSE 2016)
- 8. Draw the logic circuit of the following Boolean Expression using only NAND Gates. (CBSE 2017)



C

$$XY + YZ \tag{3.7}$$

9. Draw the Logic Circuit of the following Boolean Expression using only NOR Gates (CBSE 2017)

$$(A+B)(C+D) \tag{3.8}$$

10. Draw the Logic Circuit of the following Boolean Expression (CBSE 2018)

$$(U' + V)(V' + W') (3.9)$$

11. Derive a Canonical POS expression for a Boolean function F, represented by Table 3.7 (CBSE 2019)

X	Y	Z	F(X,Y,Z)
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0
1	I	1	U

TABLE 3.7

12. For the logic circuit shown in Fig. 3.4, find the simplified Boolean expression for the output. (GATE EC 2000)





Fig. 3.4

13. Obtain the Boolean Expression for the Logic circuit shown below in Fig. 3.5. (GATE EC 1993)



14. Implement Table 3.8 using XNOR logic. (GATE EC 1993)

A	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

TABLE 3.8

- 15. For a binary half-sub-tractor having two inputs A and B, find the correct set of logical expressions for the outputs D (=A minus B) and X (=borrow). (GATE EC 1999)
- 16. Find *X* in the following circuit in Fig. 3.6 (GATE EC 2007)
- 17. A logic circuit implements the boolean function F=X'.Y+X.Y'.Z'. It is found that the input combination X=Y=1 can never occur. Taking this into account, find a simplified expression for F. (GATE IN 2007)
- 18. Find the Boolean logic realised by the following circuit in Fig. 3.7 (GATE EC 2010)





Fig. 3.6



19. Find the logic function implemented by the circuit given below in Fig. 3.8 (GATE EC 2011)





Fig. 3.8

- 20. Find F in the Digital Circuit given in the figure below in Fig. 3.9. (GATE IN 2016)
- 21. Find the logic function implemented by the circuit given below in Fig. 3.10 (GATE EC 2017)
- 22. Find the logic function implemented by the circuit given below in Fig. 3.11 (GATE EC 2018)
- 23. Find the logic function implemented by the circuit given below in Fig. 3.12 (GATE EE 2018)
- 24. Find the logic function implemented by the circuit given below in Fig. 3.13 (GATE EE 2019)
- 25. Let ⊕ and ⊙ denote the Exclusive OR and Exclusive NOR operations, respectively. Which one of the following is NOT CORRECT ? 25 (GATE CS 2018)
 - (A) $\overline{P \oplus Q} = P \odot Q$
 - (B) $\overline{P} \oplus Q = P \odot Q$
 - (C) $\overline{P} \oplus \overline{Q} = P \oplus Q$
 - (D) $(P \oplus \overline{P}) \oplus Q = (P \odot \overline{P}) \odot \overline{Q}$






Fig. 3.10




Fig. 3.11




Fig. 3.12




Fig. 3.13

26. A Boolean digital circuit is composed using two 4-input multiplexers (M1andM2) and one 2-input multiplexer (M3) as shown in the Fig. 3.14. X0–X7 are the inputs of the multiplexers M1 and M2 and could be connected to either 0 or 1. The select lines of the multiplexers are connected to Boolean variables A, B and C as shown.




Fig. 3.14: Digital Circuit

Which one of the following set of values of (X0, X1, X2, X3, X4, X5, X6, X7) will realise the Boolean function $\overline{A} + \overline{A}.\overline{C} + A.\overline{B}.C$? (GATE CS2023,44)

- a) (1, 1, 0, 0, 1, 1, 1, 0)
- b) (1, 1, 0, 0, 1, 1, 0, 1)
- c) (1, 1, 0, 1, 1, 1, 0, 0)
- d) (0, 0, 1, 1, 0, 1, 1, 1)
- 27. For the given digital circuit in Fig. 3.15, A = B = 1. Assume that AND, OR, and NOT gates have propagation delays of 10ns,10ns, and 5ns respectively. All lines have zero propagation delay. Given that C = 1 when the circuit is turned on, the frequency of steady-state oscillation of the output Y is ______. (GATE IN 2023)
 - a) 20MHz




Fig. 3.15: Image

- b) 15MHz
- c) 40MHz
- d) 50MHz
- 28. Select the Boolean function(s) equivalent to x+yz, where x, y, and z are Boolean variables, and + denotes logical OR operation. (GATE EC 2022)
 - (A) x + z + xy
 - (B) (x + y)(x + z)
 - (C) x + xy + yz
 - (D) x + xz + xy
- 29. Which one of the following options is CORRECT for the given circuit in Fig. 3.16? (GATE PHYSICS 2023)




Fig. 3.16

- (A) P = 1, O = 1; X = 0
- (B) P = 1, Q = 0; X = 1
- (C) P = 0, Q = 1; X = 0
- (D) P = 0, Q = 0; X = 1
- 30. In the circuit diagram shown below in Fig. 3.17, the logic gates operate with a supply voltage of 1*V*. NAND and XNOR have 200ps and 400ps input-to-output delay, respectively.

At time t = T.A(t) = 0, B(t) = 1 and Z(t) = 0. When the inputs are changed to A(t) = 1, B(t) = 0 at t = 2T, a 1 V pulse is observed at Z. the pulse width of the 1V pulse is ps.

(GATE BM 2022)

- a) 100
- b) 200
- c) 400
- d) 600
- 31. Consider a Boolean gate (D) where the output (Y) is related to the inputs (A) and (B) as, Y = A + B, where + denotes logical OR operation. The Boolean inputs '0'




Fig. 3.17

- and '1' are also available separately. Using instances of only D gates and inputs '0' and '1', (select the correct option(s)). (GATE EC 2022)
- a) NAND logic can be implemented
- b) OR logic cannot be implemented
- c) NOR logic can be implemented
- d) AND logic cannot be implemented.
- 32. Let R1 and R2 be two 4-bit registers that store numbers in 2's complement form. For the operation R1 + R2, which one of the following values of R1 and R2 gives an arithmetic overflow? (GATE CS 2022)
 - a) R1 = 1011 and R2 = 1110
 - b) R1 = 1100 and R2 = 1010
 - c) R1 = 0011 and R2 = 0100
 - d) R1 = 1001 and R2 = 1111
- 33. The maximmunm clock frequeccy in MHz of a 4-stage ripple counter, utilize flip-flops, with each flip-flop having a propagation delay of 20 ns, is ______.

 (round off to one decimal place) (GATE EE 20222)
- 34. The logic block shown in Fig. 3.18 has an output *F* given by _____ (GATE IN 2021)




Fig. 3.18

- a) A + B
- b) $A.\bar{B}$
- c) $A + \bar{B}$

- d) \bar{B}
- 35. Consider the following Boolean expression

$$F = (X + Y + Z)(\bar{X} + Y)(\bar{Y} + Z)$$

Which of the following Boolean expressions is/are equivalent to \overline{F} (complement of F)?

(Gate CS 2021,42)

- a) $(\bar{X} + \bar{Y} + \bar{Z})(X + \bar{Y})(Y + \bar{Z})$
- b) $X\bar{Y} + \bar{Z}$
- c) $(X + \overline{Z})(\overline{Y} + \overline{Z})$
- d) $X\bar{Y} + Y\bar{Z} + \bar{X}\bar{Y}\bar{Z}$
- 36. The propagation delays of the XOR gate, AND gate and multiplexer (MUX) in the circut shown in Fig. 3.19 are 4ns, 2ns and 1ns, respectively. If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propagation delay of the circuit is (GATE-EC2021,31)




Fig. 3.19: circuit daigram

- a) 3*ns*
- b) 5ns
- c) 6ns
- d) 7ns
- 37. The following combination of logic gates in Fig. 3.20 represent the operation (GATE PH 2021)




Fig. 3.20: combination circuit

- a) OR
- b) NAND

- c) AND
- d) NOR
- 38. Consider the boolean Function z(a, b, c) from below Fig. 3.21.





Fig. 3.21: circuit diagram

(Gate CS-2020)

Which of the following minterm lists represent the circuit given above?

- a) $z = \Sigma(0, 1, 3, 7)$
- b) $z = \Sigma(1, 4, 5, 6, 7)$
- c) $z = \Sigma(2, 4, 5, 6, 7)$
- d) $z = \Sigma(2, 3, 5)$
- 39. In the latch circuit shown in Fig. 3.22, the NAND gates have non-zero but unequal propagation delays. The present input condition is: P = Q = `0'. If the input condition is changed simultaneously to P = Q = `1', the outputs X and Y are



- a) X = '1', Y = '1'
- b) either X = 1', Y = 0' or X = 0', Y = 1'
- c) either X = '1', Y = '1' or X = '0', Y = '0'
- d) X = 0', Y = 0'

(GATE EC 2017)

40. Consider three 4-variable functions f_1 , f_2 , and f_3 , which are expressed in sum-of-minterms as

$$f_1 = \sum (0, 2, 5, 8, 14),$$
 $f_2 = \sum (2, 3, 6, 8, 14, 15),$ $f_3 = \sum (2, 7, 11, 14)$

For the following circuit in Fig. 3.23 with one AND gate

and one XOR gate, the output function f can be expressed as: (GATE-CS2019,30)




Fig. 3.23: Circuit Daigram

- a) $\sum (7, 8, 11)$
- b) $\sum (2,7,8,11,14)$
- c) $\sum (2, 14)$
- d) $\sum (0, 2, 3, 5, 6, 7, 8, 11, 14, 15)$
- 41. In the circuit shown in Fig. 3.24, what are the values of Ffor EN = 0 and EN = 1, respectively? (GATE-EC2019,14)
 - a) 0 and D
 - b) Hi Z and D
 - c) 0 and 1
 - d) Hi Z and \overline{D}
- 42. In the circuit shown in Fig. 3.25, *A* and *B* are the inputs and *F* is the output. What is the functionality of the circuit? (GATE-EC2019,15)
 - a) Latch
 - b) XNOR
 - c) SRAM Cell
 - d) XOR
- 43. In the circuit shown below in Fig. 3.26, assume that




Fig. 3.24: Circuit Diagram




Fig. 3.25: Circuit Diagram

the comparators are ideal and all components have zero propagation delay. In one period of the input signal $Vin = 6 \sin(\omega t)$, the fraction of the time for which the output OUT is in logic HIGH is (GATE-IN2019,34)




Fig. 3.26: Circuit Daigram

- a) $\frac{1}{1}$ b) $\frac{1}{2}$
- c) $\frac{1}{3}$ d) $\frac{1}{5}$
- 44. Fig. 3.27 shows the *ith* full-adder block of a binary adder circuit. C_i is the input carry and C_{i+1} is the output carry of the circuit. Assume that each logic gate has a delay of 2 nanosecond, with no additional time delay due to the interconnecting wires. If the inputs A_i , B_i ; are available and stable throughout the carry propagation, the maximum time taken for an input C_i , to produce a steady-

state output C_{i+1} is ____ nanosecond. (GATE-IN2019,22)




Fig. 3.27: Full Adder

45. The Boolean operation performed by the following circuit in Fig. 3.28 at the output *O* is _______(GATE IN2020 – 12)




Fig. 3.28: Circuit Diagram

- a) $O = S_1 \oplus S_0$
- b) $O = S_1 \bullet \overline{S_0}$
- c) $O = S_1 + S_0$
- d) $O = S_0 \bullet \overline{S_1}$
- 46. The chip select logic for a certain DRAM chip in a memory system design is shown below in Fig. 3.29. Assume that the memory system has 16 address lines denoted by A_{15} to A_0 . What is the range of addresses (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal? (GATE CS 2019 2)




Fig. 3.29: Logic Diagram

- a) C800 to CFFF
- b) CA00 to CAFF
- c) CA00 to C8FF
- d) DA00 to DFFF
- 47. A $6\frac{1}{2}$ digit time counter is set in the time period mode of operation and range is set as 'ns'. For an input signalthe time-counter displays 1000000. with the same input signal, The time countr is changed to 'frequency' mode of operation and the range is set as 'HZ'. The display will be show the number______. (*GATE IN*2020 43)

48. A 2×2 ROM array is built with the help of diodes as shown in the circuit below in Fig. 3.30. Here W0 and W1 are signals that select the word lines and B0 and B1 are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation. During the read operation, the selected




Fig. 3.30: 2×2 ROM array

word line goes high and the other word line is in a high impedance state. As per the implementation shown in the circuit diagram above, what are the bits corresponding to D_{ij} (where i = 0 or 1 and j = 0 or 1) stored in the ROM? (GATE EC2018,32)

- a) $\begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}$ b) $\begin{pmatrix} 0 & 1 \\ 1 & 0 \end{pmatrix}$ c) $\begin{pmatrix} 1 & 0 \\ 1 & 0 \end{pmatrix}$ d) $\begin{pmatrix} 1 & 1 \\ 0 & 0 \end{pmatrix}$
- 49. The two inputs A and B are connected to to an R-S latch via two AND gates as shown in Fig. 3.31. If A = 1 and B = 0, the output $Q\bar{Q}$ is (GATE IN2017,43)




Fig. 3.31

- a) 00
- b) 10
- c) 01
- d) 11
- 50. A and B are logical inputs and X is the logical output shown in Fig. 3.32. The output X is related to A and B by (GATE IN 2017)
 - A. $X = \overline{A}B + \overline{B}A$
 - B. $X = AB + \overline{B}A$
 - C. $X = AB + (\overline{B})(\overline{A})$




Fig. 3.32: Logic Gate Structure

D.
$$X = (\overline{A})(\overline{B}) + \overline{B}A$$

51. The functionality implemented by the circuit below in Fig. 3.33 is (GATE 2016 EC)




Fig. 3.33: Multiplexer

- A. 2-to-1 multiplexer
- B. 4-to-1 multiplexer
- C. 7-to-1 multiplexer
- D. 6-to-1 multiplexer
- 52. A 2-bit flash Analog to Digital Converter (ADC) is given in Fig. 3.34. The input is $0 \le V_{IN} \le 3$ Volts. The expression of the LSB of the output B_0 as a boolean function of X_2, X_1 , and X_0 is (GATE EE2016 37)
 - a) $X_0 | \overline{X_2 \oplus X_1}$
 - b) $\overline{X_0} \left[\overline{X_2 \oplus X_1} \right]$
 - c) $\underline{X_0} [X_2 \oplus X_1]$
 - d) $\overline{X_0}[X_2 \oplus X_1]$
- 53. Consider the Boolean function Z(a, b, c). Which one of the following minterm lists represents the circuit given below in Fig. 3.35?

A.
$$z = \sum (0, 1, 3, 7)$$

B.
$$z = \sum (1, 4, 5, 6, 7)$$





Fig. 3.34



C.
$$z = \sum (2, 4, 5, 6, 7)$$

D. $z = \sum (2, 3, 5)$

(GATE CS 2020)

- 54. The logic gates shown in the digital circuit below in Fig. 3.36 use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high -value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes are intentionally shorted to implement "wierd logic". Such shorted nodes will be HIGH only if the outputs of all the gates whose outputs are shorted are HIGH. The number of distinct values of $X_3X_2X_1X_0$ (out of the 16 possible values) that give Y=1 is —. (GATE-EC 2018, 47)
- 55. In the logic circuit shown in Fig. 3.37, y is given by (GATE-EE 2018,14)
 - a) Y = ABCD
 - b) Y = (A + B)(C + D)
 - c) Y = A + B + C + D
 - d) Y = AB + CD






Fig. 3.36




56. In the circuit shown in Fig. 3.38, if C = 0, the expression for Y is

(GATE-EC 2014,15)



- a) $Y = A\overline{B} + \overline{A}B$
- b) Y = A + B
- c) $Y = \overline{A} + \overline{B}$
- d) Y = AB
- 57. The logic function f(X, Y) realised by the given circuit in Fig. 3.39 is GATE-EC 2018,8
 - a) NOR
 - b) AND
 - c) NAND
 - d) XOR
- 58. For the fallowing circuit Fig. 3.40, the correct logic values for the entries X2 and Y2 in the truth table in Table 3.9



(PH2019,36) are




Fig. 3.40

G	A	B	P	C	X	Y
1	0	1	0	0	0	1
0	0	0	1	0	X2	Y2
1	0	0	0	1	0	1

TABLE 3.9

- a) 1 and 0
- b) 0 and 0
- c) 0 and 1
- d) 1 and 1
- 59. Which one the following is not a valid identity?
 - a) $(x \oplus y) \oplus z = x \oplus (y \oplus z)$
 - b) $(x + y) \oplus z = x \oplus (y + z)$
 - c) $x \oplus y = x + y$, if xy = 0
 - d) $x \oplus y = (xy + x'y')'$

(GATE CS 2019)

60. Let p and q be two propositions. Consider the following

two formulae in propositional logic.

$$S_1: (\rightarrow p \lor (p \land q)) \rightarrow q$$
 (3.10)

$$S_2: q \to (\to p \lor (p \land q))$$
 (3.11)

Which one of the following choices is correct? (GATE-CS2021)

- a) Both S_1 and S_2 are tautologies.
- b) S_1 is a tautology but S_2 is not a tautology.
- c) S_1 is not a tautology but S_2 is a tautology.
- d) Neither S_1 nor S_2 is a tautology.
- 61. P, Q, and R are the decimal integers corresponding to the 4-bit binary number 1100 consider in single magnitude, 1's complement, and 2's complement representations, respectively. The 6-bit 2's complement representation of (P + Q + R) is

(GATE EC-2020,38)

- a) 110101
- b) 110010
- c) 111101
- d) 111001
- 62. The Boolean expression $F(X, Y, Z) = \overline{X}Y\overline{Z} + X\overline{Y}Z + XY\overline{Z} + XYZ$ converted into the canonical product of sum (*POS*) form is

(GATE EC-2015,36)

a)
$$(X + Y + Z)(X + Y + \overline{Z})(X + \overline{Y} + \overline{Z})(\overline{X} + Y + \overline{Z})$$

b)
$$(X + \overline{Y} + Z)(\overline{X} + Y + \overline{Z})(\overline{X} + \overline{Y} + Z)(\overline{X} + \overline{Y} + \overline{Z})$$

c)
$$(X + Y + Z)(\overline{X} + Y + \overline{Z})(X + \overline{Y} + Z)(\overline{X} + \overline{Y} + \overline{Z})$$

d)
$$(X + \overline{Y} + \overline{Z})(\overline{X} + Y + Z)(\overline{X} + \overline{Y} + Z)(X + Y + Z)$$

4 Karnaugh Map

4.1 Incrementing Decoder

We explain Karnaugh maps (K-map) by finding the logic functions for the incrementing decoder

- 1. The incrementing decoder takes the numbers 0,,...,9 in binary as inputs and generates the consecutive number as output. The corresponding truth table is available in Table 3.5
- 2. Using Boolean logic, output A in Table 3.5 can be expressed in terms of the inputs W, X, Y, Z as

$$A = W'X'Y'Z' + W'XY'Z' + W'X'YZ' + W'XYZ' + W'XYZ' + W'X'Y'Z$$
(4.1)

3. K-Map for *A*: The expression in (4.1) can be minimized using the K-map in Fig 4.1 In Fig 4.1, the *implicants* in boxes 0,2,4,6 result in *W'Z'* The implicants in boxes 0,8 result in *W'X'Y'* Thus, after minimization using Fig 4.2, (4.1) can be expressed as

$$A = W'Z' + W'X'Y' \tag{4.2}$$

Using the fact that

$$X + X' = XX' = 0, (4.3)$$

derive (4.2) from (4.1) algebraically




Fig. 4.1: K-map for *A*

4. K-Map for B: From Table 3.5, using boolean logic,

$$B = WX'Y'Z' + W'XY'Z' + WX'YZ' + W'XYZ'$$
 (4.4)

Show that (4.4) can be reduced to

$$B = WX'Z' + W'XZ' \tag{4.5}$$

using Fig 4.2

5. Derive (4.5) from (4.4) algebraically using (4.3)




Fig. 4.2: K-map for *B*

6. K-Map for C: From Table 3.5, using boolean logic,

$$C = WXY'Z' + W'X'YZ' + WX'YZ' + W'XYZ'$$
 (4.6)

Show that (4.6) can be reduced to




Fig. 4.3: K-map for *C*

$$C = WXY'Z' + X'YZ' + W'YZ'$$
 (4.7)

using Fig 4.3

- 7. Derive (4.7) from (4.6) algebraically using (4.3)
- 8. K-Map for D: From Table 3.5, using boolean logic,

$$D = WXYZ' + W'X'Y'Z \tag{4.8}$$




Fig. 4.4: K-map for D

- 9. Minimize (4.8) using Fig 4.4
- 10. Execute the code in

and modify it using the K-Map equations for A,B,C and D Execute and verify

11. Display Decoder: Table 4.1 is the truth table for the display decoder in Fig. 3.1. Use K-maps to obtain the minimized expressions for *a*, *b*, *c*, *d*, *e*, *f*, *g* in terms of *A*, *B*, *C*, *D* with and without don't care conditions

4.2 Dont Care

We explain Karnaugh maps (K-map) using don't care conditions

- 1. Don't Care Conditions: 4 binary digits are used in the incrementing decoder in Table 4.1 However, only the numbers from 0-9 are used as input/output in the decoder and we *don't care* about the numbers from 0-5 This phenomenon can be addressed by revising the truth table in Table 4.1 to obtain Table 4.2
- 2. The revised K-map for A is available in Fig 4.5. Show that

$$A = W' \tag{4.9}$$

3. The revised K-map for B is available in Fig 4.6 Show that

$$B = WX'Z' + W'X \tag{4.10}$$

4. The revised K-map for C is available in Fig 4.7 Show that

$$C = X'Y + W'Y + WXY' (4.11)$$

D	С	В	A	a	b	c	d	e	f	g	Decimal
0	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	1	0	0	1	1	1	1	1
0	0	1	0	0	0	1	0	0	1	0	2
0	0	1	1	0	0	0	0	1	1	0	3
0	1	0	0	1	0	0	1	1	0	0	4
0	1	0	1	0	1	0	0	1	0	0	5
0	1	1	0	0	1	0	0	0	0	0	6
0	1	1	1	0	0	0	1	1	1	1	7
1	0	0	0	0	0	0	0	0	0	0	8
1	0	0	1	0	0	0	1	1	0	0	9

TABLE 4.1: Truth table for display decoder.

Z	Y	X	W	D	C	В	A
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	-	-	-	-
1	0	1	1	-	-	-	-
1	1	0	0	-	-	-	-
1	1	0	1	-	-	-	-
1	1	1	0	-	-	-	-
1	1	1	1	-	-	-	-

TABLE 4.2

5. The revised K-map for D is available in Fig 4.8 Show that

$$D = W'Z + WXY \tag{4.12}$$

- 6. Verify the incrementing decoder with don't care conditions using the arduino
- 7. Display Decoder: Use K-maps to obtain the minimized expressions for a, b, c, d, e, f, g in terms of A, B, C, D with don't care conditions
- 8. Verify the display decoder with don't care conditions using arduino

4.3 Problems

1. Obtain the Minimal Form for the Boolean Expression (CBSE 2013)

$$H(P,Q,R,S) = \sum (0,1,2,3,5,7,8,9,10,14,15) \ \ (4.13)$$

2. Write the POS form for the function G shown in Table 4.3. (CBSE 2013)

U	V	W	G
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

TABLE 4.3

3. Reduce the following Boolean Expression to its simplest




Fig. 4.5: K-map for A with don't cares




Fig. 4.6: K-map for B with don't cares

form using K-Map (CBSE 2015) F(X, Y, Z, W) = (0, 1, 4, 5, 6, 7, 8, 9, 11, 15)(4.14)

- 4. Derive a Canonical POS expression for a Boolean function F, represented by the following truth table (CBSE 2015)
- 5. (CBSE 2015) Reduce the following Boolean Expression to its simplest form using K-map

$$F(X, Y, Z, W) = \sum (0, 1, 6, 8, 9, 10, 11, 12, 15)$$
 (4.15)

6. Reduce the following Boolean Expression to its simplest




Fig. 4.7: K-map for C with don't cares

ZY XV	W 00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	-	-	-	-
10	1	0	-	-

Fig. 4.8: K-map for D with don't cares

X	Y	Z	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

TABLE 4.4

form using K-map. (CBSE 2016)

$$F(X, Y, Z, W) = \sum (2, 6, 7, 8, 9, 10, 11, 13, 14, 15) \quad (4.16)$$

7. Derive a Canonical POS expression for a Boolean function F, represented in Table 4.5 (CBSE 2016)

P	Q	R	F(P, Q, R)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

TABLE 4.5

8. Verify the following

$$A' + B'C = A'B'C' + A'BC' + A'BC + A'B'C + AB'C$$
(4.17)

9. Reduce the following boolean expression to it's simplest form using K-Map (CBSE 2017)

$$F(X, Y, Z, W) = \sum_{i=1}^{N} (0, 1, 2, 3, 4, 5, 10, 11, 14)$$
 (4.18)

10. Reduce the following Boolean Expression to its simplest form using K-Map. (CBSE 2017)

$$E(U, V, Z, W) = (2, 3, 6, 8, 9, 10, 11, 12, 13)$$
 (4.19)

11. Derive a canonical POS expression for a Boolean function *G*, represented by Table 4.6 (CBSE 2017)

X	Y	Z	G(X,Y,Z)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

TABLE 4.6

12. Derive a canonical POS expression for a Boolean function *FN*, represented by Table 4.7. (CBSE 2018)

X	Y	Z	FN(X,Y,Z)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1


TABLE 4.7

13. Reduce the following Boolean expression in the simplest form using K-Map.

$$F(P,Q,R,S) = \sum (0,1,2,3,5,6,7,10,14,15) \quad (4.20)$$

(CBSE 2019)

14. Fig. 4.9 below shows a muliplexer where S0 and S1 are the select lines, I0 to I3 are the input lines, EN is the enable line and F(P,Q,R) is the output. Find the boolean expression for output F as function of inputs P,Q,R using K-map. (GATE EC 2020)



15. The four variable function f is given in terms of minterms as

$$f(A, B, C, D) = \sum m(2, 3, 8, 10, 11, 12, 14, 15) \quad (4.21)$$

Using the K-map minimize the function in the sum of products form. (GATE EC 1991)

16. Find the logic realized by the circuit in Fig. 4.10. (GATE EC 1992)




Fig. 4.10

- 17. A combinational circuit has three inputs A, B and C and an output F. F is true only for the following input combinations. (GATE EC 1992)
 - a) A is false and B is true
 - b) A is false and C is true
 - c) A, B and C are all false
 - d) A, B and C are all true
 - a) Write the truth table for F. use the convention, true = 1 and false = 0.
 - b) Write the simplified expression for F as a Sum of Products.
 - c) Write the simplified expression for F as a product of Sums.
- 18. Draw the logic circuit for Table 4.8 using only NOR gates. (GATE EC 1993)

C	В	A	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

TABLE 4.8

19. Implement the following Boolean function in a 8x1 multiplexer. (GATE EC 1993)

$$Q = BC + ABD' + A'C'D \tag{4.22}$$

20. Minimize the following Boolean function in 4.23.

$$F = A'B'C' + A'BC' + A'BC + ABC'$$
 (4.23)

21. Find the Boolean expression for Table 4.9. (GATE EC 2005)

A	В	С	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

TABLE 4.9

22. Minimize the logic function represented by the following Karnaugh map. (CBSE 2021)

		YZ					
		00	01	11	10		
X	0	1	1	1	0		
Λ	1	0	0	1	0		

23. Find the output for the Karnaugh map shown below (GATE EE 2019)

		PQ						
		00	01	11	10			
	00	0	1	1	0			
RS	01	1	1	1	1			
ΛS	11	1	1	1	1			
	10	0	0	0	0			

- 24. The propogation delays of the XOR gate, AND gate and multiplexer (MUX) in the circuit shown in the Fig. 4.11 are 4 ns, 2 ns and 1 ns, respectively. If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propogation delay of the circuit is (Gate EC-2021)
 - a) 3 ns
 - b) 5 ns
 - c) 6 ns
 - d) 7 ns





Fig. 4.11

- 25. Consider the 2-bit multiplexer(MUX) shown in Fig. 4.12. For output to be the XOR of R and S, the values for *W*, *X*, *Y* and *Z* are ? (GATE EC-2022)
 - a) W = 0, X = 0, Y = 1, Z = 1
 - b) W = 1, X = 0, Y = 1, Z = 0
 - c) W = 0, X = 1, Y = 1, Z = 0
 - d) W = 1, X = 1, Y = 0, Z = 0



- 26. $A = a_1a_0$ and $B = b_1b_0$ are two 2-bit unsigned binary numbers. If $F(a_1, a_0, b_1, b_0)$ is a Boolean function such that F = 1 only when A > B, and F = 0 otherwise, then F can be minimized to the form ______. (GATE IN-2022)
- 27. The logic block shown in Fig. 4.13 has an output F given by _____. (GATE IN 2022)




Fig. 4.13: Circuit

- b) $A.\bar{B}$
- c) $A + \bar{B}$
- d) \bar{B}
- 28. A 4×1 multiplexer with two selector lines is used to realize a Boolean function F having four Boolean variables X, Y, Z, and W as shown below. S_0 and S_1 denote the least significant bit (LSB) and most significant bit (MSB) of the selector lines of the multiplexer, respectively. I_0 , I_1 , I_2 , I_3 are the input lines of the multiplexer.




Fig. 4.14: 4×1 multiplexer

The canonical sum of product representation of F is: (GATE IN-2021)

- (A) $F(X, Y, Z, W) = \Sigma m(0, 1, 3, 14, 15)$
- (B) $F(X, Y, Z, W) = \sum m(0, 1, 3, 11, 14)$
- (C) $F(X, Y, Z, W) = \Sigma m(2, 5, 9, 11, 14)$
- (D) $F(X, Y, Z, W) = \Sigma m(1, 3, 7, 9, 15)$
- 29. The output expression for the Karnaugh map shown below in Fig. 4.15 is (GATE EE 2019)
 - a) OR'+S
 - b) QR+S
 - c) QR'+S'
 - d) QR+S'
- 30. In the circuit shown below in Fig. 4.16, X and Y are digital inputs, and Z is a digital output. The quivalent circuit is a (GATE EE 2019)
 - a) NAND gate
 - b) NOR gate
 - c) XOR gate
 - d) XNOR gate
- 31. The output F of the digital circuit shown in Fig. 4.17 can be written in the form(s)______(GATE IN 2022)
 - a) $\overline{A \cdot B}$
 - b) $\overline{A} + \overline{B}$
 - c) $\overline{A+B}$
 - d) $\overline{A} \cdot \overline{B}$
- 32. If $X = X_1X_0$ and $Y = Y_1Y_0$ are 2-bit binary numbers. The Boolean function S that satisfies the condition "If X > Y, then S = 1", in its minimized form, is ?




Fig. 4.15




Fig. 4.16




Fig. 4.17

- a) $X_1Y_1 + X_0Y_0$
- b) $X_1\overline{Y_1} + X_0\overline{Y_0Y_1} + X_0\overline{Y_0}X_1$
- c) $X_1\overline{Y_1}X_0\overline{Y_0}$
- d) $X_1Y_1 + X_0\overline{Y_0}Y_1 + X_0\overline{Y_0X_1}$

(GATE IN 2019)

33. Fig. 4.18 below shows the i^{th} full-adder block of a binary adder circuit. C_i is the input carry and C_{i+1} is the output carry of the circuit. Assume that each logic gate has a delay of 2 nanosecond, with no additional time delay due to the interconnecting wires. Of the inputs A_i , B_i are available and stable throughout the carry propagation, the maximum time taken for an input C_i to produce a steady-

state output C_{i+1} is nanosecond. (GATE IN 2019)




Fig. 4.18

34. The Product of sun expression of a Boolean function F(A, B, C) three variables is given by

$$F(A, B, C) = (A + B + \overline{C})(A + \overline{B} + \overline{C})$$
$$\times (\overline{A} + B + C)(\overline{A} + \overline{B} + \overline{C}) \quad (4.24)$$

The canonical sum of product expression of F(A, B, C) is given by

- a) $\overline{AB}C + \overline{A}BC + A\overline{BC} + ABC$
- b) $\overline{ABC} + \overline{ABC} + A\overline{BC} + AB\overline{C}$
- c) $AB\overline{C} + A\overline{BC} + \overline{ABC} + \overline{ABC}$
- d) $\overline{ABC} + \overline{ABC} + AB\overline{C} + ABC$

(GATE IN 2018)

35. A four-variable Boolean function is realized using 4×1 multiplexers as shown in the Fig. 4.19.




Fig. 4.19

The minimized expression for

- a) $(UV + \bar{U}\bar{V})\bar{W}$
- b) $(UV + \bar{U}\bar{V})(\bar{W}\bar{X} + \bar{W}X)$
- c) $(U\bar{V} + \bar{U}V)\bar{W}$ d) $(U\bar{V} + \bar{U}V)(\bar{W}\bar{X} + \bar{W}X)$

(GATE EC 2018)

36. A function F(A, B, C) defined by three Boolean variables A, B and C when expressed as sum of products is given $F = (\overline{A} \cdot \overline{B} \cdot \overline{C}) + (\overline{A} \cdot B \cdot \overline{C}) + (A \cdot \overline{B} \cdot \overline{C}) \text{ where, } \overline{A}, \overline{B} \text{ and}$

$$F = (A \cdot B \cdot C) + (A \cdot B \cdot C) + (A \cdot B \cdot C)$$
 where, A, B and \overline{C} are the complements of the respective variables. The product of sums (POS) form of the function F is

(A)
$$(A + B + C) \cdot (A + \overline{B} + C) \cdot (\overline{A} + B + C)$$

(B)
$$(\overline{A} + \overline{B} + \overline{C}) \cdot (\overline{A} + B + \overline{C}) \cdot (A + \overline{B} + \overline{C})$$

(B)
$$(\overline{A} + \overline{B} + \overline{C}) \cdot (\overline{A} + B + \overline{C}) \cdot (\overline{A} + \overline{B} + \overline{C})$$

(C) $(A + B + \overline{C}) \cdot (A + \overline{B} + \overline{C}) \cdot (\overline{A} + B + \overline{C}) \cdot (\overline{A} + \overline{B} + C)$
 $(\overline{A} + \overline{B} + C)$

(D)
$$(\overline{A} + \overline{B} + C)$$
 $(\overline{A} + \overline{B} + C) \cdot (\overline{A} + B + C) \cdot (A + \overline{B} + C) \cdot (A + B + \overline{C})$ $(A + B + C)$

(GATE EC 2018)

37. In the Karnaugh map shown below in Fig. 4.20, X denotes a don't care term. What is the minimal form of the function represented by the Karnaugh map?




Fig. 4.20

- (A) b'd' + a'd'
- (B) a'b' + b'd' + a'bd'
- (C) b'd' + a'bd'
- (D) a'b' + b'd' + a'd'

(GATE EC 2008)

38. Consider the minterm list form of a Boolean function given below.

$$F(P,Q,R,S) = \sum m(0,2,5,7,9,11) + d(3,8,10,12,14)$$

Here, denotes a minterm and denotes a don't care term.
The number of essential prime implicants of the function is (GATE CS 2018)

- 39. In the circuit shown below in Fig. 4.21, P and Q are the inputs. The logical function realized by the circuit shown below in Fig. 4.21 is
 - a) Y=PQ
 - b) Y=P+Q
 - c) $Y = \overline{PQ}$
 - d) $Y = \overline{P + Q}$

(GATE EC2023,23)

In Fig. 4.22, which of the following is correct?

- (a) P = 1, Q = 1; X = 0
- (b) P = 1, Q = 0; X = 0
- (c) P = 0, Q = 1; X = 0




Fig. 4.22: k-maps

(d)
$$P = 0$$
, $Q = 0$; $X = 1$

(GATE PH2023,24)

40. Consider the 2-bit multiplexer(MUX) shown in Fig. 4.23. For OUTPUT to be the XOR of C and D, th values for A_0, A_1, A_2 and A_3 are ____ (GATE EC 2022)




Fig. 4.23: MUX

- (A) $A_0 = 0, A_1 = 0, A_2 = 1, A_3 = 1$
- (B) $A_0 = 1, A_1 = 0, A_2 = 1, A_3 = 0$
- (C) $A_0 = 0, A_1 = 1, A_2 = 1, A_3 = 0$
- (D) $A_0 = 1, A_1 = 1, A_2 = 0, A_3 = 0$

- 41. The simplified form of the Boolean function $F(W, X, Y, Z) = \sum (4, 5, 10, 11, 12, 13, 14, 15)$ with the minimum number of terms and smallest number of literals in each terms is ______
 - a) $WX + \bar{W}X\bar{Y} + W\bar{X}Y$
 - b) $WX + WY + X\bar{Y}$
 - c) $X\bar{Y} + WY$
 - d) $\bar{X}Y + \bar{W}\bar{Y}$

(GATE IN 2023)

- 42. Q, R, S are Boolean variables ⊕ and is the XOR operator. Select the CORRECT option(s).
 - a) $(Q \oplus R) \oplus S = Q \oplus (R \oplus S)$
 - b) $(Q \oplus R) \oplus S = 0$ when any of the Boolean variables (Q, R, S) are 0 and the third variable is 1
 - c) $(Q \oplus R) \oplus S = 1$ when Q = R = S = 1
 - d) $((Q \oplus R) \oplus (R \oplus S)) \oplus (Q \oplus S) = 1$

(Gate BM 2023)

43. The output F of the digital circuit shown in Fig. 4.24 can be written in the form(s)_____




Fig. 4.24

- a) $\overline{A.B}$
- b) $\bar{A} + \bar{B}$
- c) $\overline{A+B}$
- d) $\bar{A}.\bar{B}$

(GATE IN 2022)

- 44. $\mathbf{A} = a_1 a_0$ and $\mathbf{B} = b_1 b_0$ are two 2-bit unsigned binary numbers. If $\mathbf{F}(a_1, a_0, b_1, b_0)$ is a Boolean function such that $\mathbf{F} = 1$ only when $\mathbf{A} > \mathbf{B}$, and $\mathbf{F} = 0$ otherwise, then \mathbf{F} can be minimized to the form _____
 - a) $a_1\bar{b_1} + a_1a_0\bar{b_0}$
 - b) $a_1\bar{b_1} + a_1a_0\bar{b_0} + a_0\bar{b_0}\bar{b_1}$
 - c) $a_1 a_0 \bar{b_0} + a_0 \bar{b_0} \bar{b_1}$
 - d) $a_1\bar{b_1} + a_1a_0\bar{b_0} + a_0\bar{b_0}b_1$

(GATE IN-2022)

45. The minimum number of two-input NAND gates required to implement the following Boolean expression is

$$Y = \left[A\bar{B}\left(C + BD\right) + \bar{A}\bar{B} \right] C$$

(GATE-PH-2022)

46. In the circuit shown below in Fig. 4.25, Y is a 2-bit (Y_1Y_0) output of the combinational logic. What is the maximum value of Y for any given digital inputs, A_1A_0 and B_1B_0 ?

(GATE-BM2021)




Fig. 4.25

- (A) 01
- (B) 10
- (C) 00
- (D) 11
- 47. Match the Boolean expression with its minimal realization in Table 4.10 (GATE BM

	Boolean expression		Minimal realization
P	$\bar{X}\bar{Y}\bar{Z} + \bar{X}Y\bar{Z} + \bar{X}YZ$	K	X(Y+Z)
\overline{Q}	$XYZ + X\bar{Y}Z + XY\bar{Z}$	L	$\bar{X}(Y+\bar{Z})$
R	$XY + XYZ + XY\bar{Z} + \bar{X}YZ$	M	Z
S	$\bar{X}\bar{Y}Z + \bar{X}YZ + X\bar{Y}Z + XYZ$	N	Y(X+Z)

TABLE 4.10

2020)

(A)
$$P - K$$
, $Q - L$, $R - N$, $S - M$

(B)
$$P - L$$
, $O - K$, $R - N$, $S - M$

(C)
$$P - L$$
, $Q - N$, $R - M$, $S - K$

(D)
$$P - M$$
, $Q - K$, $R - L$, $S - N$

- 48. A 4×1 multiplexer with two selector lines is used to realize a Boolean function F having four Boolean variables X, Y, Z and W as shown below in Fig. 4.26. S_0 and S_1 denote the least significant bit (LSB) and most significant bit (MSB) of the selector lines of the multiplexer respectively. I_0, I_1, I_2, I_3 Is are the input lines of the multiplexer. (GATE-IN2021,35) **The canonical sum of product representations of F is**
 - a) $F(X, Y, Z, W) = \sum m(0, 1, 3, 14, 15)$
 - b) $F(X, Y, Z, W) = \sum m(0, 1, 3, 11, 14)$
 - c) $F(X, Y, Z, W) = \sum m(2, 5, 9, 11, 14)$
 - d) $F(X, Y, Z, W) = \sum m(1, 3, 7, 9, 15)$
- 49. The output expression for the Karnaugh map shown below in Fig. 4.27 is (GATE-EE2019,35)
 - a) $O\overline{R} + S$
 - b) $O\overline{R} + \overline{S}$
 - c) QR + S
 - d) $\widetilde{Q}R + \overline{S}$
- 50. The Boolean expression for the shaded regions as shown in Fig. 4.28 is ______. (GATE IN2020 11)
 - a) $(A + B) \bullet (\overline{A} + \overline{B})$




Fig. 4.26: Multiplexer

		PQ						
		00	01	11	10			
RS	00	0	1	1	0			
	01	1	1	1	1			
N3	11	1	1	1	1			
	10	0	0	0	0			

Fig. 4.27: K-MAP




Fig. 4.28: Venn Diagram

- b) $(\underline{A} + \overline{B}) \bullet (\overline{A} + \underline{B})$
- c) $(\overline{A} + B) \bullet (\overline{A} + \overline{B})$
- d) $(\overline{A} + \overline{B}) \bullet (A + \overline{B})$
- 51. The output expression of the Karnaugh map shown below

in Fig. 4.29 is (GATE EE-2017, 36)




Fig. 4.29

- A. $B\overline{D} + BCD$
- B. $B\overline{D} + AB$
- C. $\overline{B}D + ABC$
- D. $B\overline{D} + ABC$
- 52. A Boolean function F of three variables X, Y, and Z is given as $F(X, Y, Z) = (X' + Y + Z) \cdot (X + Y' + Z') \cdot (X' + Y + Z') \cdot (X'Y'Z' + X'YZ' + XYZ')$.

Which one of the following is true? (GATE IN2021,31)

- a) $F(X, Y, Z) = (X + Y + Z') \cdot (X' + Y' + Z')$
- b) $F(X, Y, Z) = (X' + Y) \cdot (X + Y' + Z')$
- c) F(X, Y, Z) = X'Z' + YZ'
- d) F(X, Y, Z) = X'Y'Z + XYZ
- 53. Fig. 4.30 below shows a multiplier where S_1 and S_0 are select lines, I_0 to I_3 are the input data lines, EN is the enable line, and F(P, Q, R) is the output. F is (GATE EC 2020)




Fig. 4.30

- (A) $PQ + \bar{Q}R$.
- (B) $P + Q\bar{R}$.
- (C) $P\bar{Q}R + \bar{P}Q$.
- (D) $\bar{Q} + PR$.

54. The product of sum expression of a Boolean function F(A, B, C) of three variables is given by

$$F(A, B, C) = (A + B + \bar{C}) \cdot (A + \bar{B} + \bar{C}) \cdot (\bar{A} + B + C)$$
$$\cdot (\bar{A} + \bar{B} + \bar{C}) \quad (4.25)$$

The canonical sum of product expression of F(A, B, C) is given by (GATE IN 2018)

- (A) \bar{A} \bar{B} $C + \bar{A}$ B $\bar{C} + A$ \bar{B} C + A B C
- (B) \bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} \bar{C}
- (C) $A B \bar{C} + A \bar{B} \bar{C} + \bar{A} B C + \bar{A} B C + \bar{A} \bar{B} \bar{C}$
- (D) \bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} \bar{C} + \bar{A} \bar{B} \bar{C}
- 55. Digital input signals A, B, C with A as the MSB and C as the LSB are used to realize the Boolean function $F = m_0 + m_2 + m_3 + m_5 + m_7$, where m_i denotes the i^{th} minterm. In addition, F has a don't care for m_1 . The simplified expression for F is given by (GATE-2018,EE,37)
 - a) $\bar{A}\bar{C} + \bar{B}C + AC$
 - b) $\bar{A} + C$
 - c) $\bar{C} + A$
 - d) $\bar{A}C + BC + A\bar{C}$
- 56. Consider the minterm list form of a Boolean function *F* given below.

$$F(P,Q,R,S) = \sum_{i} m(0,2,5,7,9,11) + d(3,8,10,12,14)$$
(4.26)

Here,m denotes a minterm and d denotes a don't care term. The number of essential prime implicants of the function F is ______ . (GATE-2018,CS,49)

5 7474

We show how to use the 7474 D-Flip Flop ICs in a sequential circuit to realize a decade counter.


5.1 Components

Component	Value	Quantity
Resistor	220 Ohm	1
Arduino		1
Seven Segment Display		1
Decoder	7447	1
Flip Flop	7474	2
Jumper Wires		20

TABLE 5.1

5.2 Decade Counter

- 1. Generate the CLOCK signal using the **blink** program.
- 2. Connect the Arduino, 7447 and the two 7474 ICs according to Table 5.2 and Fig. 5.2. The pin diagram for 7474 is available in Fig. 5.1



3. Realize the decade counter in Fig. 5.2.

5.3 Problems

- 1. A counter is constructed with three D flip-flops. The input-output pairs are named (D_0, Q_0) , (D_1, Q_1) , and (D_2, Q_2) , where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Graycode sequence 000,001,011,010,110,111,101, and 100, repeating periodically. Note that the bits are listed in the Q_2 Q_1 Q_0 format. The combinational logic expression for D_1 is (GATE-EE2021,37)
 - a) $Q_2Q_1Q_0$
 - b) $Q_2Q_0 + Q_1\bar{Q_0}$
 - c) $\bar{Q}_2Q_0 + Q_1\bar{Q}_0$
 - d) $Q_2Q_1 + \bar{Q_2}\bar{Q_1}$
- 2. The propagation delay of the exclusive- OR(XOR) gate in the circuit in Fig. 5.3 is 3 ns. The propagation delay of all the flip-flops is assumed to be zero. The Clock(clk) frequency provided to the circuit is 500 MHz. Starting from the initial value of the flip-flop outputs Q2Q1Q0 =

		INP	UT			OUT	PUT		CLOCK					
	W	X	Y	Z	Α	В	C	D	CLC	JCK			5V	
Ar-	D6	D7	D8	D9	D2	D3	D4	D5	D	13				
duino	•													
	5	9			2	12					1	4	10	13
7474									CLK	1 CLK	2			
			5	9			2	12			1	4	10	13
7474									CLK	I CLK	2			
					7	1	2	6					16	
7447														

TABLE 5.2




Fig. 5.2





Fig. 5.3: Propagation Delay

111 with D2 = 1, the minimum number of triggering clock edges after which the flip-flop outputs Q2Q1Q0 becomes 1 0 0(in integer) is ____

(GATE-EC2021,46)

- 3. The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns, is ______. (round off to one decimal place) (GATE EE 2022)
- 4. The digital circuit shown in Fig. 5.4




- (A) is a divide-by-5 counter
- (B) is a divide-by-7 counter
- (C) is a divide-by-8 counter
- (D) does not function as a counter due to disjoint cycles of states

GATE IN 2022

5. The propogation delay of the exclusive-OR(XOR) gate in the circuit in Fig. 5.5 is 3ns. The propogation delay of all the flip-flops is assumed to be zero. The clock(Clk) frequency provided to the circuit is 500MHz.

(GATE EC 2021)



Starting from the initial value of the flip-flop outputs Q2Q1Q0 = 111 with D2 = 1, the minimum number of triggering clock edges after which the flip-flop outputs Q2Q1Q0 becomes 1 0 $O(in\ integer)$ is ___

6. For the 3-bit binary counter shown in Fig. 5.6, the output increments at every positive transition in the clock (CLK). Assume ideal diodes and the starting state of the counter as 000. If output high is 1V and output low is 0V, the current I(in mA) flowing through the 50Ω resistor during the 5th clock cycle is (up to one decimal place) (GATE IN 2018)




Fig. 5.6

7. Consider the sequential circuit shown in Fig. 5.7, where both flip-flops used are positive edge-triggered D flip-flops. The number of states in the state transition diagram





Fig. 5.7

of this circuit that have a transition back to the same state on some value of "in" is ______. (GATE IN 2018)

8. The synchronous sequential circuit shown below in Fig. 5.8 works at a clock frequency of 1*GHz*. The throughput, in *Mbits/s*, and the latency, in *ns*, respectively, are



- a) 1000, 3
- b) 333.33, 1
- c) 2000, 3
- d) 333.33, 3

(GATE EC 2023)

9. In a given sequential circuit in Fig. 5.9, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1MHz, the frequency of signal Q2 in kHz, is(rounded off to the nearest integer) (GATE EC 2023)




Fig. 5.9

10. Neglecting the delays due to the logic gates in the circuit shown in Fig. 5.10, the decimal equivalent of the binary sequence [ABCD] of initial logic states, which will not change with clock, is

(EE GATE 2023)




Fig. 5.10

- 11. Consider a sequential digital circuit consisting of T flip-flops and D flip-flops as shown in Fig. 5.11. CLKIN is is the clock input to the circuit. At the beginning,Q1,Q2 and Q3 have values 0,1 and 1, respectively. Which of the given values of (Q_1, Q_2, Q_3) can NEVER be obtained with this digital circuit?
 - a) (0,0,1)
 - b) (1,0,0)
 - (1,0,1)
 - d) (1, 1, 1)

(GATE CS2023,43)

12. In the circuit shifter in Fig. 5.12, the initial binary content of the shift register A 1101 and that of shift register B




Fig. 5.11

is 1010 The shift registers are positive edge triggered, and the gates have no delay, when the shift control is high, what will be the binary content of the shift registers A and B after clock pulses?

(GATE IN 2023)




Fig. 5.12: circuit Digram

- a) A = 1101, B = 1101
- b) A = 1110, B = 1001
- c) A = 0101, B = 1101
- d) A = 1010, B = 1111
- 13. For the circuit shown in Fig. 5.13, the clock frequency is f_0 and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop, (GATE EC 2022)




Fig. 5.13: Circuit

- a) frequency is $\frac{f_0}{4}$ and duty cycle is 50% b) frequency is $\frac{f_0}{4}$ and duty cycle is 25%
- c) frequency is $\frac{\overline{f_0}}{2}$ and duty cycle is 50%
- d) frequency is \bar{f}_0 and duty cycle is 25%
- 14. The digital circuit shown in Fig. 5.14
 - a) is a divide-by-5 counter
 - b) is a divide-by-7 counter
 - c) is a divide-by-8 counter




Fig. 5.14

d) does not function as a counter due to disjoint cycles of

(GATE-IN-2022)

15. Given below in Fig. 5.15 is the diagram of a synchronous sequential circuit with one J - K flip-flop and one T flipflop with their outputs denoted as A and B respectively, with $J_A = (A' + B')$, $K_A = (A + B)$ and $T_B = A$. Starting from the initial state (AB = 00), the sequence of states (AB) visited by the circuit is (GATE-IN2021)




Fig. 5.15

- a) $00 \to 01 \to 10 \to 11 \to 00...$
- b) $00 \to 10 \to 01 \to 11 \to 00...$
- c) $00 \to 10 \to 11 \to 01 \to 00...$
- d) $00 \to 01 \to 11 \to 00...$
- 16. Consider the D-Latch shown in Fig. 5.16, which is transparent when its clock input CK is high and has zero propagation delay. In the figure, the clock signal CLK1 has 50% duty cycle and CLK2 is a one fifth period delayed version of CLK1. The duty cycle at the output of the latch in percentage is _____. (GATE-EC2017)
- 17. A 4-bit shift register circuit configured for right-shift operation, i.e.
 - $D_{in} \rightarrow A, A \rightarrow B, B \rightarrow C, C \rightarrow D$, is shown in Fig. 5.17. If the present state of the shift register is ABCD = 1101, the number of clock cycles required to reach the state ABCD = 1111 is

(GATE-EC 2017)

18. In the circuit shown in Fig. 5.18, the clock frequency, i.e., the frequency of the clk signal, is 12 KHz. The frequency of the signal at **Q2** is ____ KHz. (GATE-EC2019,25)




Fig. 5.16




Fig. 5.17




Fig. 5.18

19. The circuit shown in Fig. 5.19 below uses ideal positive edge-triggered synchronous J - K flip flops with outputs X and Y. If the initial state of the output is X = 0 and Y = 0 just before the arrival of the first clock pulse, the state of the output just before the arrival of the second clock pulse is (GATE-IN2019,12)




Fig. 5.19

a)
$$X = 0$$
, $Y = 0$

b)
$$X = 0, Y = 1$$

c)
$$X = 1$$
, $Y = 0$
d) $X = 1$, $Y = 1$

20. Consider a 4-bit counter constructed out of four flip-flops. It is formed by connecting the J and K inputs to logic high and feeding the Q output to the clock input of the following flip-flop (see Fig. 5.20). The input signal to the counter is a series of square pulses and the change of state is triggered by the falling edge. At time t=t0 the outputs are in logic low state (Q0 = Q1 = Q2 = Q3 = 0). Then at t=t1, the logic state of the outputs is (GATE-PH2020,30)






Fig. 5.20

- a) Q0 = 1, Q1 = 0, Q2 = 0 and Q3 = 0
- b) Q0 = 0, Q1 = 0, Q2 = 0 and Q3 = 1
- c) Q0 = 1, Q1 = 0, Q2 = 1 and Q3 = 0
- d) Q0 = 0, Q1 = 1, Q2 = 1 and Q3 = 1
- 21. Two T-flip flops are interconnected as shown in Fig. 5.21. The present state of the flip flops are: A = 1, B = 1. The input x is given as 1,0,1 in the next three clock cycles. The decimal equivalent of $(ABy)_2$ with A being the MSB and y being the LSB, after the 3_{rd} clock cycle is $(GATE\ IN2020 40)$
- 22. For the components in the sequential circuit shown in Fig. 5.22 below, $t_{\rm pd}$ is the propagation delay, $t_{\rm setup}$ is the setup time, and $t_{\rm hold}$ is the hold time. The maximum clock frequency (rounded off to the nearest integer) at which the given circuit can operate reliably is _____MHZ. $(GATE\ EC2020-50)$
- 23. A 2-bit synchronous counter using two J-K flip flops is shown in Fig. 5.23. The expression for the inputs to the J-K flip flops are also shown in the figure. The output sequence of the counter starting from $Q_1Q_2=00$ is GATE-IN2018,44

A.
$$00 \to 11 \to 10 \to 01 \to 00...$$

- B. $00 \to 01 \to 10 \to 11 \to 00...$
- C. $00 \to 01 \to 11 \to 10 \to 00...$
- D. $00 \rightarrow 10 \rightarrow 11 \rightarrow 01 \rightarrow 00...$
- 24. Which of the following statements is true about digital circuits shown in Fig. 5.24? (Gate EE-2018,36)




Fig. 5.21





Fig. 5.22



- a) It can be used for dividing the input frequency by 3.
- b) It can be used for dividing the input frequency by 5.
- c) It can be used for dividing the input frequency by 7.
- d) It cannot be reliably used as frequency divider due to disjoint internal cycles .
- 25. In the circuit shown below, a positive edge-triggered D Flip-Flop is used for sampling input data D_{in} using clock





Fig. 5.24

CK. The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for logic LOW levels. The data bit and clock periods are equal and the value of $\Delta T/T_{CK}=0.15$., where the parameters ΔT and T_{CK} are shown in Fig. 5.25. Assume that the Flip-Flop and the XOR gate are ideal. If the probability of input data bit (D_{in}) transition in each clock period is 0.3, the average value (in volts, accurate to two decimal places) of the voltage at node X, is

(GATE-EC 2018,46)



26. Assume that all the digital gates in the circuit shown in Fig. 5.26 are ideal, the resistor $R=10k\Omega$ and the supply voltages is 5*V*. The *D* flip-flops D_1, D_2, D_3, D_4 and D_5 are intialized with logic values 0, 1, 0, 1, and 0, respectively. The clock has a 30% duty cycle.




Fig. 5.26

The average power dissipated (inmW) in the resistor R is

(GATE EC 2016)

- 27. The digital circuit shown in Fig. 5.27 generates a modified clockpulse at the output. Sketch the output waveform.

 (GATE EE 2004)
- 28. The circuit shown in Fig. 5.28 below uses ideal positive edge-triggered synchronous J-K flip flops with outputs X




Fig. 5.27

and Y. If the initial state of the output is X=0 and Y=0, just before the arrival of the first clock pulse, the state of the output just before the arrival of the second clock pulse is (GATE IN 2019)





Fig. 5.28

- 29. A counter is constructed with three D flip-flops. The input-output pairs are named (D0, Q0), (D1, Q1), and (D2, Q2), where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Graycode sequence 000, 001, 011, 010, 110, 111, 101, and 100, repeating periodically. Note that the bits are listed in the Q2 Q1 Q0 format. Find the combinational logic expression for D1. (GATE EE 2021)
- 30. For the circuit shown in Fig. 5.29, the clock frequency is f_0 and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop,
 - a) frequency of $\frac{f_0}{4}$ and duty cycle is 50%
 - b) frequency of $\frac{f_0}{4}$ and duty cycle is 25%
 - c) frequency of $\frac{f_0}{2}$ and duty cycle is 50%
 - d) frequency of f_0 and duty cycle is 25%



(GATE EC-2022)

31. Two T-flip flops are interconnected as shown in Fig. 5.30. The present state of the flip flops are: A = 1, B = 1. The input x is given as 1,0,1 in the next three clock cycles. The decimal equivalent of $(ABy)_2$ with A being the MSB and y being the LSB, after the 3^{rd} clock cycle is _____

(GATE IN 2020)




Fig. 5.30

- 32. In the circuit shown below in Fig. 5.31 a positive edgetriggered D flip-flop is used for sampling input data using clock CK.The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for logic LOW levels. The data bit and clock periods are equal and the value of $\Delta T/T_{ck} =$ 0.15,where the parameters ΔT and T_{ck} are shown in the figure.Assume that the Flip and the XOR gate are ideal. (GATE EC 2018)
- 33. A 2-bit synchronous counter using two J-K flip flops is shown in Fig. 5.32. The expressions for the inputs to the J-K flip flops are also shown in the figure. The output sequence of the counter starting from $Q_1Q_2 = 00$ is
 - a) $00 \to 11 \to 10 \to 01 \to 00...$
 - b) $00 \to 01 \to 10 \to 11 \to 00...$
 - c) $00 \to 01 \to 11 \to 10 \to 00...$
 - d) $00 \to 10 \to 11 \to 01 \to 00...$

GATE IN 2018

34. A 16-bit synchronous binary up-counter is clocked with the frequency \mathbf{f}_{CLK} . The two most significant bits are \mathbf{OR} -ed together to form an output Y. Measurements show that Y is periodic, and the duration for which Y remains high in each period is 24 ms. The clock frequency MHz.

(Round off to 2 decimal places.) (GATE EE2021 – 22)




Fig. 5.31




Fig. 5.32

6 FINITE STATE MACHINE

We explain a state machine by deconstructing the decade counter

The block diagram of a decade counter (repeatedly counts up from 0 to 9) is available in Fig 5.2 The *incrementing* decoder and *display* decoder are part of *combinational* logic, while the *delay* is part of *sequential* logic

1. Fig. 6.1 shows a *finite state machine* (FSM) diagram for the decade counter in Fig 5.2 s_0 is the state when the input to the incrementing decoder is 0 The *state transition table* for the FSM is Table 3.5, where the present state is denoted by the variables W, X, Y, Z and the next state by A, B, C, D.




Fig. 6.1: FSM for the decade counter

- 2. The FSM implementation is available in Fig 6.2 The *flip-flops* hold the input for the time that is given by the *clock* This is nothing but the implementation of the *Delay* block in Fig 5.2
- 3. The hardware cost of the system is given by

No of D Flip-Flops =
$$\lceil \log_2 (\text{No of States}) \rceil$$
 (6.1)

For the FSM in Fig 6.1, the number of states is 9, hence the number flipflops required = 4




Fig. 6.2: Decade counter FSM implementation using D-Flip Flops

- 4. Draw the state transition diagram for a decade down counter (counts from 9 to 0 repeatedly) using an FSM
- 5. Write the state transition table for the down counter
- 6. Obtain the state transition equations with and without don't cares
- 7. Verify your design using an arduino

6.1 Problems

- 1. The state diagram of a sequence detector is shown in Fig. 6.3. State S_0 is the initial state of the sequence detector. If the output is 1, then (GATE EC 2020)
 - a) the sequence 01010 is detected
 - b) the sequence 01011 is detected
 - c) the sequence 01110 is detected
 - d) the sequence 01001 is detected
- 2. A sequence detector is designed to detect precisely 3 digital inputs, with overlapping sequences detectable. For the sequence (1,0,1) and input data (1,1,0,1,0,0,1,1,0,1,0,1,1,0), what is the output of this detector?




Fig. 6.3

- a) 1,1,0,0,0,0,1,1,0,1,0,0
- b) 0,1,0,0,0,0,0,1,0,1,0,0
- c) 0,1,0,0,0,0,0,1,0,1,1,0
- d) 0,1,0,0,0,0,0,0,1,0,0,0

(GATE EE 2020)

3. Consider a 3-bit counter, designed using T flip-flops, as shown below in Fig. 6.4 Assuming the initial state of




Fig. 6.4

the counter given by *PQR* as 000,what are the next three states? (GATE-CS2021)

- (A) 011, 101, 000
- (B) 010, 101, 000
- (C) 010, 101, 000
- (D) 010, 101, 000
- 4. The state diagram of a sequence detector is shown below. state S0 is the initial state of the sequence detector. If the output is 1,then (GATE-EC2020,39)




Fig. 6.5

- a) the sequence 01010 is detected.
- b) the sequence 01011 is detected.

- c) the sequence 01110 is detected.
- d) the sequence 01001 is detected.
- 5. The state transition diagram for the circuit shown in Fig. 6.6 is (GATE-IN2019,39)




Fig. 6.6

a) Fig. 6.7




Fig. 6.7

- b) Fig. 6.8
- c) Fig. 6.9
- d) Fig. 6.10
- 6. A sequence detector is designed to detect precisely 3 digital inputs, with overlapping sequences detectable. For the sequence (1,0,1) and input data (1,1,0,1,0,0,1,1,0,1,0,1,1,0), the output sequence is (GATE EE2020 15)
 - a) (1, 1, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0)
 - b) (0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0)
 - c) (0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0)
 - d) (0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0)
- 7. A finite state machine (FSM) is implemented using the D flip-flops *A* and *B*, and logic gates, as shown in Fig. 6.11 below. The four possible states of the FSM are




Fig. 6.8




Fig. 6.9




Fig. 6.10




Fig. 6.11

 $Q_A Q_B = 00, 01, 10$ and 11. Assume that X_{IN} is held at a constant logic level throughout the operation of the FSM. When the FSM is initialized to the state $Q_A Q_B = 00$ and

clocked, after a few clock cycles, it starts cycling through

- a) all of the four possible states if $X_{IN} = 1$
- b) three of the four possible states if $X_{IN} = 0$
- c) only two of the four possible states if $X_{IN} = 1$
- d) only two of the four possible states if $X_{IN} = 0$

(GATE EC 2017)

7 Assembly Programming

7.1 Setup

We show how to setup the assembly programming environment for the arduino.

1. Copy the .inc file to your home directory

cp assembly/setup/m328Pdef/m328Pdef.inc ~/

2. Execute

avra assembly/setup/codes/hello.asm

3. Then flash the .hex file

hello.hex

- 4. You should see the led beside pin 13 light up.
- 5. Now edit hello.asm by modifying the line to

ldi r17,0b00000000

Save and execute. The led should turn off.

6. What do the following instructions do?

ldi r16,0b00100000 out DDRB,r16

Solution: The Atmega328p microcontroller for the arduino board has 32 internal 8-bit registers, R0-R31. R16-R31 can be used directly for i/o. The first instruction loads an 8-bit binary number into R16. The second instruction loads the value in R16 to the DDRB register. Each bit of the DDRB register corresponds to a pin on the arduino. The second instruction declares pin 13 to be an output port. Both the instructions are equivalent to pinMode(13, OUTPUT).

7. What do the following instructions do?

ldi r17,0b00100000 out PortB.r17

Solution: The instructions are equivalent to digital-Write(13).

7.2 Seven Segment Display

We show how to control a seven segment display through AVR-Assembly.

- 1. See Table 2.1 for components.
- 2. Complete Table 7.1 for all the digital pins using Fig. 7.1.

Port Pin	Digital Pin
PD2	2
PB5	13


TABLE 7.1

- 3. Make connections according to Table 7.2.
- 4. Execute the following code. The number 2 should be displayed.

assembly/sevenseg/codes/sevenseg.asm

5. Now generate the numbers 0-9 by modifying the above program.

Atmega168 Pin Mapping



Digital Pins 11,12 & 13 are used by the ICSP header for MOSI, MISO, SCK connections (Atmega168 pins 17,18 & 19). Avoid low impedance loads on these pins when using the ICSP header.

Fig. 7.1

Ar-	2	3	4	5	6	7	8
duino	PD2	PD3	PD4	PD5	PD6	PD7	PB0
Display	a	b	c	d	e	f	g
0	0	0	0	0	0	0	1

TABLE 7.2

7.3 7447

We show how to program the 7447 BCD-Seven segment display decoder through AVR-Assembly.

1. Verify the AND,OR and XOR operations in assembly using the following code and making pin connections according to Table 3.4

wget https://raw.githubusercontent.com/gadepall/arduino/master/assembly/7447/count/codes/and_or_xor.asm

2. Suppose R20=0b00000010, R16=0b00000001. Explain the following routine

loopw: lsl r16 ;left shift
dec r20 ;counter -brne loopw ;if counter != 0
ret

Solution: The routine shifts R16 by 2 bits to the left (the count in R20=2). At the end of the routine, R16=0b00000100.

3. What do the following instructions do?

rcall loopw out PORTD,r16 ;writing output to pins 2,3,4,5

Solution: reall calls for execution of the **loopw** routine, which shifts R16 by 2 bits to the left and writes R16 to the display through PORTD.

4. Use the following routine for finding the complement of a number.

wget https://raw.githubusercontent.com/gadepall/arduino/master/assembly/7447/count/codes/complement.asm

5. Write an assembly program for implementing the following equations. Note that ZYXW is the input nibble and DCBA is the output nibble. Display DCBA on the seven segment display for each input ZYXW from 0-9.

$$A = W' \tag{7.1}$$

$$B = WX'Z' + W'X \tag{7.2}$$

$$C = WXY' + X'Y + W'Y \tag{7.3}$$

$$D = WXY + W'Z \tag{7.4}$$

Repeat the above exercise by getting ZYXW as manual inputs to the arduino from the GND and 5V pins on the breadboard.

7.4 Display Control

We show how to program the 7447 BCD-Seven segment display decoder through AVR-Assembly.

- 1. Connect the 7447 IC to the seven segment display.
- 2. Make connections between the 7447 and the arduino according to Table 3.4.
- 3. Execute the following program. The number 5 will be displayed.

- 4. Now generate the numbers 0-9 by modifying the above program.
- 5. Execute the following program after making the connections in Table 7.3. The number 3 will be displayed. What does the program do?

assembly/7447/io/codes/ip 7447.asm

	Z	Y	X	W
Input	0	0	1	1
Arduino	13	12	11	10

TABLE 7.3

Solution: The program reads from pins 10-13 and displays the equivalent decimal value on the display by writing to pins 2-5 of the arduino.

6. Explain the following instructions

Solution: First define pins 10,11,12 and 13 as input pins. Then ensure that these pins have the input 1 by default. Load the inputs from the pins in port B (which includes pins 10-13) into R17.

7.5 Blink through TIMER

We show how to use the Atmega328p timer to blink the builtin led with a delay.

1. Connect the Arduino to the computer and execute the following code

assembly/timer/codes/timer.asm

2. Explain the following instruction

sbi DDRB, 5

3. What do the following instructions do?

```
ldi r16, 0b00000101
out TCCR0B, r16
```

Solution: The system clock (SYSCLK) frequency of the Atmega328p is 16 MHz. TCCR0B is the Timer Counter Control Register. When

$$TCCR0B = 0b101 \tag{7.5}$$

$$\implies CLK = \frac{SYSCLK}{1024} \tag{7.6}$$

$$=\frac{16M}{1K} = 16kHz. (7.7)$$

4. Explain the PAUSE routine.

ldi r19, 0b01000000 ;times to run the loop = 64 for 1 second delay

PAUSE: ;this is delay (function)

lp2: ;loop runs 64 times

IN r16, TIFR0 ;tifr is timer interupt flag (8 bit timer runs 256 times) ldi r17, 0b00000010

AND r16, r17; need second bit BREQ PAUSE

OUT TIFR0, r17; set tifr flag high

dec r19 brne lp2 ret

Solution: TIFR0 is the timer interrupt flag and TIFR0=0bxxxxxx10 after every 256 cycles. PAUSE routine waits till TIFR0=0bxxxxxx10, this checking is done by the AND and BREQ instructions above.

5. Explain the lp2 routine.

Solution: R19 = 64 and is used as a count for lp2. The lp2 routine returns after 64 PAUSE rutines.

6. What is the blinking delay?

Solution: The blinking delay is given by

$$delay = \frac{CLK}{lp2 \times PAUSE} seconds \tag{7.8}$$

$$= \frac{16 \times 1024}{64 \times 256} seconds = 1 second \tag{7.9}$$

7.6 Blink through Cycle Delays

1. Connect pin 8 of the Arduino to an led and execute the following code

assembly/timer/codes/cycle delay.asm

2. Explain how the delay is obained

```
ldi r16,0x50
ldi r17,0x00
```

```
ldi r18,0x00

w0:

dec r18
brne w0
dec r17
brne w0
dec r16
brne w0
pop r18
pop r17
pop r16
ret
```

Solution: The w0 loop is executed using the counts in $R16=2^6+2^4=80$, $R17=R18=2^8=256$. Thus

$$delay \approx 80 \times 256 \times 256 cycles \tag{7.10}$$

$$=\frac{80\times256\times256}{2^4\times2^20}seconds \qquad (7.11)$$

$$= 0.3125 seconds \tag{7.12}$$

The actual time is slightly more since each instruction takes a few cycles to execute.

Should you use timer delay or cycle delay?
 Solution: Timer delay is an accurate method for giving delays. Cycle delay is a crude method and should be avoided.

7.7 Memory

This manual shows how to use the Atmega328p internal memory for a decade counter through a loop.

1. Execute the following code by connecting the Arduino to 7447 through pins 2,3,4,5. The seven segment display should be connected to 7447.

```
assembly/memory/codes/mem.asm
```

2. Explain the following instructions

```
ldi x1,0x00
ldi xh,0x01
ldi r16,0b00000000
st x,r16
```

Solution: X=R27:R26, Y=R29:R28, and Z=R31:R30 where R27:R26 represents XH:XL. The above instructions load 0b000000000 into the memory location X=0x0100.

3. What does the **loop** cnt routine do?

```
ldi r16,0b00000000
ldi r17,0x09
loop_cnt:
inc r16
inc xl
st x,r16
dec r17
brne loop_cnt
```

Solution: The routine loads the numbers 1-9 in memory locations 0x0101 - 0x0109.

4. Revise your code by using a timer for giving the delay.

7.8 Problems

1. In a given 8-bit general purpose micro-controller there are following flags. *C*-Carry, *A*-Auxiliary Carry, *O*-Overflow flag, *P*-Parity (0 for even, 1 for odd) *R*0 and *R*1 are the two general purpose registers of the micro-controller. After execution of the following instructions, the decimal equivalent of the binary sequence of the flag pattern [*CAOP*] will be

```
MOV R0,+0x60
MOV R1,+0x46
ADD R0,R1
```

(EE GATE 2023)

Consider the given C-code and its corresponding assembly code, with a few operands U1-U4 being unknown.
 Some useful information as well as the semantics of each unique assembly instruction is annotated as inline comments in the code.

```
int a[10],b[10],i;

//int is 32-bit

for (i=0;i<10;i++)

a[i]=b[i]*8;
```

```
;r1-r5 are 32-bit integer registers

;initialize r1=0,r2=0

;initialize r3,r4 with base address of a,b

L01:jeq r1,r2,end ;if(r1==r2) goto end

L02:lw r5,0(r4) ;r5<-Memory[r4+0]

L03:shl r5,r5,U1 ;r5<-r5<<U1

L04:sw r5,0(r3) ;Memory[r3+0]<- r5

L05:add r3,r3,U2 ;r3<-r3+U2

L06:add r4,r4,U3

L07:add r1,r1,1

L08:jmp U4 ;goto U4

L09:end
```

- 3. Which one of the following options is a CORRECT replacement for operands in the position (U1,U2,U3,U4) in the above assembly code?
 - a) (8,4,1,L02)
 - b) (3,4,4,L01)
 - c) (8,1,1,L02)
 - d) (3,1,1,L01)
- 4. An 8085 microprocessor accesses two memory locations (2001*H*) and (2002*H*), that contain 8-bit numbers 98H and *B*1H, respectively. The following program is executed:

LXI H,2001H MVI A,21H INX H ADD M INX H MOV M,A HLT

At the end of this program, the memory location 2003H contains the number in decimal (base10) form

 $(GATE\ EE2020-54)$

- 5. Which of the following is the correct binary equivalent of the hexadecimal F6C? (GATE PH2020, 6)
 - a) 011011111100
 - b) 111101101100
 - c) 110001101111
 - d) 011011000111
- 6. A portion of an assembly language program written for an 8-bit microprocessor is given below along with explanations. The code is intended to introduce a software time delay. The processor is driven by a 5 MHz clock. The time delay (in μs) introduced by the program is

MVI B, 64H; Move immediate the given byte into register B. Takes 7 clock periods.

LOOP: DCR B; Decrement register B. Affects Flags. Takes 4 clock periods.

JNZ LOOP; Jump to address with Label LOOP if zero flag is not set. Takes 10 clock periods when jump is performed and 7 clock periods when jump is not performed.

(GATE IN 2018)

- 7. A $10\frac{1}{2}$ digit Counter-timer is set in the 'frequency mode' of operation (with $T_s=1s$). For a specific input, the reading obtained is 1000. Without disconnecting this input, the Counter-timer is changed to operate in the 'Period mode' and the range selected is microseconds (μ s,with $f_s=1$ MHz). The Counter Will then display (GATE IN 2021)
 - a) 0
 - b) 10
 - c) 100
 - d) 1000
- 8. Consider three registers **R1** ,**R2** ,**R3** that store numbers in *IEEE* 754 single precision floating point format. Assume that **R1** and **R2** contain the values (in hexadecimal notation) 0x42200000 and 0xC1200000, respectively. If **R3** = $\frac{R1}{R2}$, what is the value stored in **R3**? (GATE-EC2021,31)
 - a) 0x40800000
 - b) 0xC0800000
 - c) 0x83400000
 - d) 0xC8500000
- 9. The content of the registers are $R_1 = 25H$, $R_2 = 30H$ and $R_3 = 40H$. The following machine instructions are

executed.

PUS H {R₂} PUS H {R₂} PUS H {R₃} POP {R₁} POP {R₂} POP {R₃}

After execution, the content of registers R_1 , R_2 , R_3 are (GATE-EC2021,32)

- a) $R_1 = 40H, R_2 = 30H, R_3 = 25H$
- b) $R_1 = 25H, R_2 = 30H, R_3 = 40H$
- c) $R_1 = 30H, R_2 = 40H, R_3 = 25H$
- d) $R_1 = 40H, R_2 = 25H, R_3 = 30H$

8 Embedded C

8.1 Blink

We show how to control an led using AVR-GCC. AVR-GCC is a C compiler for the Atmega328p.

1. Execute the following

```
cd avr-gcc/setup/codes
make
```

2. Now open main.c. Explain the following lines.

```
PORTB = ((0 << PB5));
    __delay__ms(500);

//turn led on
    PORTB = ((1 << PB5));
    __delay__ms(500);
```

Solution: ((0 << PB5)) writes 0 to pin 13 (PB5). _delay _ms(500) introduces a delay of 500 ms.

- 3. Modify the above code to keep the led on.
- 4. Repeat the above exercise to keep the led off.

8.2 Display Control

We show how to control a seven segment display using AVR-GCC with arduino

- 1. Connect the arduino to the seven segment display
- 2. Execute the following code

```
avr-gcc/sevenseg/codes/main.c
```

- 3. Modify the above code to generate numbers between 0-9.
- 4. Now connect the arduino to the seven segment display through 7447.
- 5. Execute the following code

```
avr-gcc/input/codes/main.c
```

6. Modify the above code to work without the 7447.

8.3 GCC-Assembly

We show how to write a function in assembly and call it in a C program while programming the ATMega328P microcontroller in the Arduino. This is done by controlling an LED.

1. Execute

```
cd avr-gcc/gcc-assembly/codes
make
```

- 2. Modify main.c and Makefile to turn the builtin led on.
- 3. Repeat the above exercise to turn the LED off.
- 4. Explain how the disp_led(0) function is related to Register R24 in disp_led routine in displedasm.S.

Solution: The function argument 0 in **disp_led(0)** is passed on to R24 in the assembly routine for further operations. Also, the registers R18-R24 are available for storing more function arguments according to the Table 8.1. More details are avilable in official ATMEL AT1886 reference.

Register								
	r19	r18	r21	r20	r23	r22	r25	r24
Func- tion	b7	b6	b5	b4	b3	b2	b1	b0
Argu-								
ment								

TABLE 8.1: Relationship between Register in assembly and function argument in C

- 5. Write an assembly routine for controlling the seven segment display and call it in a C program.
- 6. Build a decade counter with **main.c** calling all functions from assembly routines.

8.4 LCD

We show how to interface an Arduino to a 16×2 LCD display using AVR-GCC. This framework provides a useful platform for displaying the output of AVR-Assembly programs.

1. The required components are listed in Table 8.2

Component	Value	Quantity
D '.	220 Ohm	1
Resistor	1K	1
Arduino	Uno	1
Jumper Wires		20

TABLE 8.2

- 2. Plug the LCD in Fig. 8.1 to the breadboard.
- 3. Connect the Arduino pins to LCD pins as per Table 8.3.




Fig. 8.1: LCD

4. Execute

```
cd avr-gcc/lcd/codes
make
```

- 5. Modify the above code to display a string.
- 6. Modify the above code to obtain a decade counter so that the numbers from 0 to 9 are displayed on the lcd repeatedly.
- 7. Repeat the above exercises to display a string on the first line and a number on the second line of the lcd.
- 8. Write assembly routines for driving the lcd.

TABLE 8.3: Arduino to LCD Pin Connection.

Arduino Pins	LCD Pins	LCD Pin Label	LCD Pin Description
GND	1	GND	
5V	2	Vcc	
GND	3	Vee	Contrast
D12	4	RS	Register Select
GND	5	R/W	Read/Write
D11	6	EN	Enable
D5	11	DB4	Serial
			Connection
D4	12	DB5	Serial
			Connection
D3	13	DB6	Serial
			Connection
D2	14	DB7	Serial
			Connection
5V	15	LED+	Backlight
GND	16	LED-	Backlight

8.5 Problems

- 1) The representation of the decimal number $(27.625)_{10}$ in base-2 number is
- (A) 11011.110
- (B) 11101.101
- (C) 11011.101
- (D) 10111.110

(GATE IN 2018)