

前置

1. **mips**指令集中, 有很多指令实际上是并不是真正懂的原始指令, 而是类似于宏的存在, 汇编器编译时, 会把这类指令转换成(多条)原始指令

寄存器

1. **\$v0** 返回值
2. **\$sp** 栈顶指针寄存器
3. **\$fp (\$s8)** 栈帧基址寄存器
4. **\$ra** 函数返回地址

\$0 永远为0
\$a0 -- \$a3 参数寄存器
\$t0 -- \$t9 临时寄存器
\$s0 -- \$s7 (进入子函数)可能需要保存的寄存器

还有其他寄存器不介绍

汇编语言

变量声明

和arm类似

varName: varType varValue

varType有: **.ascii**, **.asciiz**, **.byte**, **.half**, **.word**, **.quad**, **.space**

```

.text
.global __start    # 是__start不是_start
__start:
    # body

.data
hello:
    .asciiz "hello world"
  
```

系统调用

- 调用号: **\$v0**
- 参数: **\$a0 -- ??**
- 系统调用指令: **syscall**
- 返回值放 **\$v0**

函数

函数调用约定

1. 保存环境(如果需要的话)

\$t0 - \$t9 由调用者保存

2. 设置参数

\$a0 -- \$a3; 多余的放栈上

3. 跳转

jal jalr
bal

4. 进入子函数, 创建栈帧, 保存上下文

5. 返回值放 \$v0

栈帧

\$fp, \$sp 以及局部变量的位置和 x86 类似, 但是有多一个 gp (暂时不知道是什么)
不需要保存 \$ra 到栈的时候不会保存(类似于arm)

指令

- des must always be a register.
- src1 must always be a register.
- reg2 must always be a register.
- src2 may be either a register or a 32-bit integer
- addr must be an valid address.

算术指令

4.4.1 Arithmetic Instructions

Op	Operands	Description
o abs	des, src1	des gets the absolute value of src1.
add(u)	des, src1, src2	des gets src1 + src2.
and	des, src1, src2	des gets the bitwise and of src1 and src2.
div(u)	src1, reg2	Divide src1 by reg2, leaving the quotient in register lo and the remainder in register hi.
o div(u)	des, src1, src2	des gets src1 / src2.
o mul	des, src1, src2	des gets src1 × src2.
o mulo	des, src1, src2	des gets src1 × src2, with overflow.
mult(u)	src1, reg2	Multiply src1 and reg2, leaving the low-order word in register lo and the high-order word in register hi.
o neg(u)	des, src1	des gets the negative of src1.
nor	des, src1, src2	des gets the bitwise logical nor of src1 and src2.
o not	des, src1	des gets the bitwise logical negation of src1.
or	des, src1, src2	des gets the bitwise logical or of src1 and src2.
o rem(u)	des, src1, src2	des gets the remainder of dividing src1 by src2.
o rol	des, src1, src2	des gets the result of rotating left the contents of src1 by src2 bits.
o ror	des, src1, src2	des gets the result of rotating right the contents of src1 by src2 bits.
sll	des, src1, src2	des gets src1 shifted left by src2 bits.
sra	des, src1, src2	Right shift arithmetic.
srl	des, src1, src2	Right shift logical.
sub(u)	des, src1, src2	des gets src1 - src2.
xor	des, src1, src2	des gets the bitwise exclusive or of src1 and src2.

比较指令

4.4.2 Comparison Instructions

Op	Operands	Description
◦ seq	<i>des, src1, src2</i>	$des \leftarrow 1$ if $src1 = src2$, 0 otherwise.
◦ sne	<i>des, src1, src2</i>	$des \leftarrow 1$ if $src1 \neq src2$, 0 otherwise.
◦ sge(u)	<i>des, src1, src2</i>	$des \leftarrow 1$ if $src1 \geq src2$, 0 otherwise.
◦ sgt(u)	<i>des, src1, src2</i>	$des \leftarrow 1$ if $src1 > src2$, 0 otherwise.
◦ sle(u)	<i>des, src1, src2</i>	$des \leftarrow 1$ if $src1 \leq src2$, 0 otherwise.
◦ slt(u)	<i>des, src1, src2</i>	$des \leftarrow 1$ if $src1 < src2$, 0 otherwise.

ins2

分支指令

4.4.3.1 Branch

Op	Operands	Description
b	<i>lab</i>	Unconditional branch to <i>lab</i> .
beq	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \equiv src2$.
bne	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \neq src2$.
◦ bge(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \geq src2$.
◦ bgt(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 > src2$.
◦ ble(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 \leq src2$.
◦ blt(u)	<i>src1, src2, lab</i>	Branch to <i>lab</i> if $src1 < src2$.
◦ beqz	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \equiv 0$.
◦ bnez	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \neq 0$.
bgez	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \geq 0$.
bgtz	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 > 0$.
blez	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 \leq 0$.
bltz	<i>src1, lab</i>	Branch to <i>lab</i> if $src1 < 0$.
bgezal	<i>src1, lab</i>	If $src1 \geq 0$, then put the address of the next instruction into $\$ra$ and branch to <i>lab</i> .
bgtzal	<i>src1, lab</i>	If $src1 > 0$, then put the address of the next instruction into $\$ra$ and branch to <i>lab</i> .
bltzal	<i>src1, lab</i>	If $src1 < 0$, then put the address of the next instruction into $\$ra$ and branch to <i>lab</i> .

ins3

调转指令

4.4.3.2 Jump

Op	Operands	Description
j	<i>label</i>	Jump to label <i>lab</i> .
jr	<i>src1</i>	Jump to location <i>src1</i> .
jal	<i>label</i>	Jump to label <i>lab</i> , and store the address of the next instruction in $\$ra$.
jalr	<i>src1</i>	Jump to location <i>src1</i> , and store the address of the next instruction in $\$ra$.

ins4

数据操作指令

4.4.4 Load, Store, and Data Movement

The second operand of all of the load and store instructions must be an address. The MIPS architecture supports the following addressing modes:

Format	Meaning
◦ <i>(reg)</i>	Contents of <i>reg</i> .
◦ <i>const</i>	A constant address.
◦ <i>const(reg)</i>	<i>const</i> + contents of <i>reg</i> .
◦ <i>symbol</i>	The address of <i>symbol</i> .
◦ <i>symbol+const</i>	The address of <i>symbol</i> + <i>const</i> .
◦ <i>symbol+const(reg)</i>	The address of <i>symbol</i> + <i>const</i> + contents of <i>reg</i> .

ins5

1. load

Op	Operands	Description
◦ <i>la</i>	<i>des, addr</i>	Load the address of a label.
◦ <i>lb(u)</i>	<i>des, addr</i>	Load the byte at <i>addr</i> into <i>des</i> .
◦ <i>lh(u)</i>	<i>des, addr</i>	Load the halfword at <i>addr</i> into <i>des</i> .
◦ <i>li</i>	<i>des, const</i>	Load the constant <i>const</i> into <i>des</i> .
◦ <i>lui</i>	<i>des, const</i>	Load the constant <i>const</i> into the upper halfword of <i>des</i> , and set the lower halfword of <i>des</i> to 0.
◦ <i>lw</i>	<i>des, addr</i>	Load the word at <i>addr</i> into <i>des</i> .
◦ <i>lwl</i>	<i>des, addr</i>	
◦ <i>lwr</i>	<i>des, addr</i>	
◦ <i>ulh(u)</i>	<i>des, addr</i>	Load the halfword starting at the (possibly unaligned) address <i>addr</i> into <i>des</i> .
◦ <i>ulw</i>	<i>des, addr</i>	Load the word starting at the (possibly unaligned) address <i>addr</i> into <i>des</i> .

load_ins

2. store

Op	Operands	Description
<i>sb</i>	<i>src1, addr</i>	Store the lower byte of register <i>src1</i> to <i>addr</i> .
<i>sh</i>	<i>src1, addr</i>	Store the lower halfword of register <i>src1</i> to <i>addr</i> .
<i>sw</i>	<i>src1, addr</i>	Store the word in register <i>src1</i> to <i>addr</i> .
<i>swl</i>	<i>src1, addr</i>	Store the upper halfword in <i>src</i> to the (possibly unaligned) address <i>addr</i> .
<i>swr</i>	<i>src1, addr</i>	Store the lower halfword in <i>src</i> to the (possibly unaligned) address <i>addr</i> .
◦ <i>ush</i>	<i>src1, addr</i>	Store the lower halfword in <i>src</i> to the (possibly unaligned) address <i>addr</i> .
◦ <i>usw</i>	<i>src1, addr</i>	Store the word in <i>src</i> to the (possibly unaligned) address <i>addr</i> .

store_ins

3. mov

Op	Operands	Description
o move	<i>des, src1</i>	Copy the contents of <i>src1</i> to <i>des</i> .
mfhi	<i>des</i>	Copy the contents of the hi register to <i>des</i> .
mflo	<i>des</i>	Copy the contents of the lo register to <i>des</i> .
mthi	<i>src1</i>	Copy the contents of the <i>src1</i> to hi.
mtlo	<i>src1</i>	Copy the contents of the <i>src1</i> to lo.

mov_ins