Documentation for z80 Mainframe

Colton Beck

April 6, 2019

Legal Information

Disclaimer of Warranty

THERE IS NO WARRANTY FOR THE PROGRAM, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE PROGRAM "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE PROGRAM IS WITH YOU. SHOULD THE PROGRAM PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

Limitation of Liability

IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL ANY COPYRIGHT HOLDER, OR ANY OTHER PARTY WHO MODIFIES AND/OR CONVEYS THE PROGRAM AS PERMITTED ABOVE, BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE PROGRAM (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY YOU OR THIRD PARTIES OR A FAILURE OF THE PROGRAM TO OPERATE WITH ANY OTHER PROGRAMS), EVEN IF SUCH HOLDER OR OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Fonts

This was typeset in Computer Modern using pdfIATEX and bibTEX. The timing diagrams were made with the tikz-timing package. The code listings were made with the listings package

Dedication

Dedicated to caffeine for giving me the energy to write this and sleep deprivation for making me think this was a good idea.

Contents

1	Main Board	1
	1.1 Power Supply	1
	1.2 Physical Connections	1
	1.2.1 Power	
	1.2.2 Data	
	1.3 Interface	
	1.4 Configuration	3
2	Front Panel	5
	2.1 Outputs	5
	2.2 Inputs	5
3	VGA Terminal	7
4	Dot Matrix Printer	9
5	Card Punch & Reader	11
6	Paper Tape Punch & Reader	13
		13 15
	Code Listings	15
	Code Listings A.1 ROM Listing	15 15
	Code Listings A.1 ROM Listing	15 15
	Code Listings A.1 ROM Listing	15 15 17
	Code Listings A.1 ROM Listing	15 15 17 19 21
	Code Listings A.1 ROM Listing A.2 Main Board Interface Listing A.3 VGA Terminal Listing A.4 Line Printer Driver Listing A.5 Card Punch Driver Listing A.6 Card Punch Driver Listing	15 15 17 19 21 23
	Code Listings A.1 ROM Listing	15 15 17 19 21 23 25
	Code Listings A.1 ROM Listing A.2 Main Board Interface Listing A.3 VGA Terminal Listing A.4 Line Printer Driver Listing A.5 Card Punch Driver Listing A.6 Card Reader Driver Listing	15 15 17 19 21 23 25 27
A	Code Listings A.1 ROM Listing A.2 Main Board Interface Listing A.3 VGA Terminal Listing A.4 Line Printer Driver Listing A.5 Card Punch Driver Listing A.6 Card Reader Driver Listing A.7 Paper Tape Punch Driver Listing	15 15 17 19 21 23 25 27
A	Code Listings A.1 ROM Listing A.2 Main Board Interface Listing A.3 VGA Terminal Listing A.4 Line Printer Driver Listing A.5 Card Punch Driver Listing A.6 Card Reader Driver Listing A.7 Paper Tape Punch Driver Listing A.8 Paper Tape Reader Driver Listing	15 15 17 19 21 23 25 27 29
A	Code Listings A.1 ROM Listing A.2 Main Board Interface Listing A.3 VGA Terminal Listing A.4 Line Printer Driver Listing A.5 Card Punch Driver Listing A.6 Card Reader Driver Listing A.7 Paper Tape Punch Driver Listing A.8 Paper Tape Reader Driver Listing Part List B.1 Main Board	15 15 17 19 21 23 25 27 29 31
A	Code Listings A.1 ROM Listing A.2 Main Board Interface Listing A.3 VGA Terminal Listing A.4 Line Printer Driver Listing A.5 Card Punch Driver Listing A.6 Card Reader Driver Listing A.7 Paper Tape Punch Driver Listing A.8 Paper Tape Reader Driver Listing Part List B.1 Main Board	15 15 17 19 21 23 25 27 29 31

•	COMPENIE
V1	CONTENTS

	B.5 B.6 B.7	Card Punch & Reader Driver Board	39 41 43							
\mathbf{C}	Circ	uit Diagrams	45							
	C.1	Main Board	45							
	C.2	Front Panel	47							
	C.3	VGA Terminal	49							
	C.4	Line Printer Driver Board	51							
	C.5	Card Punch & Reader Driver Board	53							
	C.6	Paper Tape Punch & Reader Driver Board	55							
D	PCF	B Masks	57							
	D.1	Main Board	57							
	D.2	Front Panel	59							
	D.3	VGA Terminal	61							
	D.4	Line Printer Driver Board	63							
	D.5	Card Punch & Reader Driver Board	65							
	D.6	Paper Tape Punch & Reader Driver Board	67							
\mathbf{E}	Part	Drawings	69							
Bi	Bibliography									

List of Figures

1.1	Example wiring using EIA-568B	2
4.1	Driver Board to Printer Timing	ç
4.2	Main Bus to Printer Driver Timing	Ć

List of Tables

1 1	Interface	Pin	Functions													•
1.1	interrace	1 111	runctions													

Main Board

1.1 Power Supply

The system is designed to use one higher wattage power supply to provide the low voltage for the peripherals and main board. For the system as shown here, the supply should be rated at least seven amperes at five volts and fifteen amperes at twelve volts for a combined two hundred fifteen watts of total power. If additional peripherals are expected to be added, then the power supply should be of a higher wattage so that the whole system can be powered from a unified supply to avoid the risk of ground loops that could induce excessive noise.

1.2 Physical Connections

1.2.1 Power

For the rear panel power connections, any connectors may be used as long as they have sufficient current capacity for the load expected. For my design, I elected to use 3-pin XLR connectors as listed in Appendix B.7. If XLR connectors are used for power, they should be marked as such to avoid any accidental damage.

1.2.2 Data

For the data connections, it is recommended to use 8p8c modular connectors along with cat 5 cable to match the impedance for the differential connection. If a different cable is used, the termination resistors on the peripherals need to be changed to be of a suitable value to prevent ringing.

1.3 Interface

Pin Number	Function	Wire Color
1	Data-	White/Orange
2	Data+	Orange
3	NC	White/Green
4	NC	Blue
5	NC	White/Blue
6	NC	Green
7	Clock-	White/Brown
8	Clock+	Brown

Table 1.1: Interface Pin Functions

The inter-peripheral communication is done via differental I²C running at 400kbit/s. This link is designed to be wired as illustrated in figure 1.1 and in table 1.1. Using a parallel connection would allow for a higher throughput and would simplify some of the design however this comes at a higher cost due to the connectors and cabling. A circuit, shown in figure ??, is used to identify when a peripheral is being addressed and trigers a wait for the z80 and notifies a PIC that there




Figure 1.1: Example wiring using EIA-568B[1]

is data ready to transmit. This portion of the circuit is designed to be modular since one copy is needed for each peripheral that is to be addressed.

The z80 mainframe was designed to be modular and expandable. It accomplishes this by having a simple interface that brings out the lines from the main bus necessary for IO control and direct memory access. The system is limited to 232 connected peripherals because of the limitations of the z80's IO addressing technique. The z80 only uses the lower 8 bits of the address bus for IO addressing while the contents of the accumulator are placed on the upper 8 bits in the case of the IN A,(n) instruction[2, p. 295]

The peripherals are designed to look for a specific address after which the device pulls the BUSREQ line low and reads from 0x0800 to 0x084F or writes to 0x850 to 0x089F. The peripherals listed here are designed to be configurable as to what address they respond to and the OS is configurable for where it is trying to address these devices at. Both are configured in hardware rather than in software to simplify configuration so the OS can determine settings without the ROM needing to be modified to be installation dependent.

3

1.4 Configuration

The system is configured through DIP switches for the addresses that the peripherals described here are located at.

Front Panel

The front panel connects directly to the main board through a 36 pin header that caries the 16-bit address bus, the 8-bit data bus, power, and the 10 control lines; BUSREQ, BUSACK, WAIT, MREQ, IORQ, RD, WR, M1, HALT, and RESET. It is designed with status LEDs for the control lines and buses as well as hexadecimal readouts for the buses. The front panel also includes the circuitry for an instruction single stepping circuit along with halt and reset controls. There also are four 8-bit inputs and four 8-bit outputs.

2.1 Outputs

2.2 Inputs

VGA Terminal

Dot Matrix Printer

The main output for the z80 mainframe is the printer. This particular setup is designed to use an Epson LX-810 printer interfacing over a parallel port as shown in figure (null pointer).




Figure 4.1: Driver Board to Printer Timing




Figure 4.2: Main Bus to Printer Driver Timing

Card Punch & Reader

Paper Tape Punch & Reader

Appendix A

Code Listings

A.1 ROM Listing

A.2 Main Board Interface Listing

A.3 VGA Terminal Listing

A.4 Line Printer Driver Listing

```
_{1} char header [] = {0 x 00, 0 x 1B, 0 x 40, 0 x 1B, 0 x 52, 0 x 00, 0 x 1B,
                   0x74,0x01,0x1B,0x36,0x12,0x1B,0x50};
  void setup() {
    // put your setup code here, to run once:
    Serial.begin (2400);
    pinMode (2,OUTPUT);
    pinMode (3,OUTPUT);
    pinMode (4,OUTPUT);
    pinMode (5,OUTPUT);
    pinMode (6,OUTPUT);
10
    pinMode (7,OUTPUT);
    pinMode (8, OUTPUT);
12
    pinMode (9,OUTPUT);
    pinMode (10, OUTPUT);
14
    pinMode (11,INPUT);
    digital Write (10, HIGH);
16
    for(int i=0; i<sizeof(header); i++)
17
18
       for (int j=0; j<8; j++)
19
20
         if(((header[i]>>j)\&1)==1)
21
            digitalWrite(j+2,HIGH);
23
         }
         else
25
            digitalWrite(j+2LOW);
27
29
       delayMicroseconds (10);
       digitalWrite (10,LOW);
31
       delay Microseconds (10);
       digitalWrite (10, HIGH);
33
       while (digital Read (11) = = HIGH) {};
34
35
    Serial.println("Ready...");
37
  int feed = 0;
  void serialEvent()
39
40
    char data=Serial.read();
41
    for (int j=0; j < 8; j++)
42
```

```
if(((data>>j)&1)==1)
44
45
           digitalWrite(j+2,HIGH);
46
         else
49
           digitalWrite(j+2,LOW);
50
52
       delay Microseconds (10);
       digital Write (10,LOW);
       delay Microseconds (10);
       digitalWrite(10,HIGH);
56
       Serial.print(data);
       if(data = 0x0d) \{ feed ++; Serial.println(); \};
       if(data != 0x0d) \{ feed = 0; \};
       if (feed >= 3)
60
         feed = 0;
         data = 0x0c;
         for (int j=0; j<8; j++)
63
64
           if(((data>>j)\&1)==1)
65
66
             digitalWrite(j+2,HIGH);
           else
69
             digitalWrite(j+2,LOW);
71
72
73
         delayMicroseconds (10);
         digitalWrite (10,LOW);
         delayMicroseconds (10);
         digitalWrite (10, HIGH);
      while (digitalRead(11)==HIGH) {};
79
80
81
  void loop() {
    // put your main code here, to run repeatedly:
83
85 }
```

A.5 Card Punch Driver Listing

A.6 Card Reader Driver Listing

A.7 Paper Tape Punch Driver Listing

A.8 Paper Tape Reader Driver Listing

Appendix B

Part List

B.1 Main Board

B.2 Front Panel

B.3 VGA Terminal

B.4 Line Printer Driver Board

Value Desc
1/4 watt
-/4 watt
/4 w
1/4 watt
/4 w
1/4 watt
1/4 watt
Ceramic
Ceramic
Polarized electrolytic
Ceramic
5mm red led
FTDI USB to Basic UART
8-bit Serial-in Parallelout Shift Register
Differential I2C buffer
USB type B Female
1x6 .1" male header
1x3 Power connector
8p8c female
Dsub-25 female
In Ci

B.5 Card Punch & Reader Driver Board

B.6 Paper Tape Punch & Reader Driver Board

B.7 Miscellaneous Parts

Desc	$_{ m NA}$	Quantity P	Price Notes	Votes
Male XLR Receptacle	SC2465-ND	2	\$5.26	
Female XLR Receptacle	SC1992-ND	2	\$5.80	
Male XLR Plug	889-2138-ND	28	\$4.43	
Female XLR Plug	SC2465-ND	5	\$4.75	

Appendix C


Circuit Diagrams

C.1 Main Board

C.2 Front Panel

C.3 VGA Terminal

C.4 Line Printer Driver Board



C.5 Card Punch & Reader Driver Board

C.6 Paper Tape Punch & Reader Driver Board

Appendix D

PCB Masks

D.1 Main Board

D.2 Front Panel

D.3 VGA Terminal

D.4 Line Printer Driver Board

D.5 Card Punch & Reader Driver Board

D.6 Paper Tape Punch & Reader Driver Board

Appendix E

Part Drawings

Bibliography

- [1] Wikimedia Commons. File:rj-45 tia-568b left.png wikimedia commons, the free media repository, 2015. [Online; accessed 3-March-2019].
- [2] Zilog, Inc. $z80\ CPU,\, 8$ 2016. Rev. 11.