Documentation for z80 Mainframe

Colton Beck

July 30, 2019

Legal Information

Disclaimer of Warranty

THERE IS NO WARRANTY FOR THE PROGRAM, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE PROGRAM "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE PROGRAM IS WITH YOU. SHOULD THE PROGRAM PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.

Limitation of Liability

IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL ANY COPYRIGHT HOLDER, OR ANY OTHER PARTY WHO MODIFIES AND/OR CONVEYS THE PROGRAM AS PERMITTED ABOVE, BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE PROGRAM (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY YOU OR THIRD PARTIES OR A FAILURE OF THE PROGRAM TO OPERATE WITH ANY OTHER PROGRAMS), EVEN IF SUCH HOLDER OR OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Fonts

This was typeset in Computer Modern using pdfIATEX and bibTEX. The timing diagrams were made with the tikz-timing package. The code listings were made with the listings package

Dedication

Dedicated to caffeine for giving me the energy to write this and sleep deprivation for making me think this was a good idea.

Contents

1	General Construction	1
	1.1 Power Supply	1
	1.2 Physical Connections	1
	1.2.1 Power	1
	1.2.2 Data	1
	1.3 Interface	2
	1.4 Configuration	3
2	Main Board	5
	2.1 ROM	5
3	Front Panel	7
	3.1 Outputs	7
	3.2 Inputs	7
4	CGA Terminal	9
5	Dot Matrix Printer	11
6	Card Punch & Reader	13
7	Paper Tape Punch & Reader	15
\mathbf{A}	Code Listings	17
	A.1 ROM Listing	17
	A.2 Main Board Interface Listing	19
	A.3 VGA Terminal Listing	
	A.4 Line Printer Driver Listing	
	A.5 Card Punch Driver Listing	25
	A.6 Card Reader Driver Listing	27
	A.7 Paper Tape Punch Driver Listing	
	A.8 Paper Tape Reader Driver Listing	31

vi CONTENTS

\mathbf{B}	Par	t List	33
	B.1	Main Board	33
	B.2	Front Panel	35
	B.3	VGA Terminal	37
	B.4	Line Printer Driver Board	39
	B.5	Card Punch & Reader Driver Board	41
	B.6	Paper Tape Punch & Reader Driver Board	43
	B.7	Miscellaneous Parts	45
\mathbf{C}	Circ	cuit Diagrams	47
	C.1	Main Board	47
	C.2	Front Panel	48
	C.3	VGA Terminal	49
	C.4	Line Printer Driver Board	51
	C.5	Card Punch & Reader Driver Board	52
	C.6	Paper Tape Punch & Reader Driver Board	53
D	PCI	B Masks	55
	D.1	Main Board	55
	D.2	Front Panel	56
	D.3	VGA Terminal	57
	D.4	Line Printer Driver Board	58
	D.5	Card Punch & Reader Driver Board	59
	D.6	Paper Tape Punch & Reader Driver Board $\ \ \ldots \ \ \ldots \ \ \ldots$	60
\mathbf{E}	Par	t Drawings	61
Bi	bliog	raphy	63

List of Figures

1.1	Example wiring using EIA-568B	2
5.1	Driver Board to Printer Timing	11
5.2	Main Bus to Printer Driver Timing	11
5.3	Code Flowchart	12

List of Tables

1 1	Interface	Pin	Functions													•
1.1	interrace	1 111	runctions													

General Construction

1.1 Power Supply

The system is designed to use one power supply to provide the low voltage for the peripherals and main board. For the system as shown here, the supply should be rated at least 7 amperes at 5 volts and 15 amperes at 12 volts for a combined 215 watts of total power. If additional peripherals are expected to be added, then the power supply should be of a higher wattage so that the whole system can be powered from a unified supply to avoid the risk of ground loops that could induce excessive noise.

1.2 Physical Connections

1.2.1 Power

For the rear panel power connections, any connectors may be used as long as they have sufficient current capacity for the load expected. For my design, I elected to use 3-pin XLR connectors as listed in Appendix B.7. If XLR connectors are used for power, they should be marked as such to avoid any accidental damage. The system is designed such that the power is daisy-chained from one preipheral to the next. This does mean that the total power draw for the whole system needs to be taken into consideration when selecting a connector type to use.

1.2.2 Data

For the data connections, the system is designed to use 8p8c modular connectors along with cat 5 cable for the differential connection. If a different cable is used, the termination resistors on the peripherals need to be changed to be of a suitable value to prevent ringing. The system is designed such that the data is daisy-chained from one preipheral to the next. This has the advantage that

Pin Number	Function	Wire Color
1	Data-	White/Orange
2	Data+	Orange
3	NC	White/Green
4	NC	Blue
5	NC	White/Blue
6	NC	Green
7	Clock-	White/Brown
8	Clock+	Brown

Table 1.1: Interface Pin Functions

termination resistors only need to be used on the first and last device in the chain as specified on pg. 12 of the PCA9615 datasheet[2].

1.3 Interface

The inter-peripheral communication is done via differental I²C running at 400kbit/s. This link is designed to be wired as illustrated in figure 1.1 and in table 1.1. Using a parallel connection would allow for a higher throughput and would simplify some of the design however this comes at a higher cost due to the connectors and cabling. A circuit, shown in figure ??, is used to identify when a peripheral is being addressed and triggers a wait for the z80 and notifies a PIC that there is data ready to transmit. This




Figure 1.1: Example wiring using EIA-568B[1]

portion of the circuit is designed to be modular since one copy is needed for each peripheral that is to be addressed and is expandable through stackable modules, shown in figure ??.

The z80 mainframe was designed to be modular and expandable. It accomplishes this by having a simple interface that either reads or writes data using DMA. The system is limited to 128 connected peripherals because of the limitation of I^2C 's 7-bit addresses.

The interface PIC(U?? in appendix C.3) is designed to look for specific addresses after which the it pulls the BUSREQ line low and reads from 0x0800 to 0x084F or writes to 0x850 to 0x089F. The peripherals listed here are designed to be configurable as to what address they respond to and the OS is configurable for where it is trying to address these devices at. Both are configured in hardware rather than in software to simplify configuration so the OS can determine settings without the ROM needing to be modified to be installation dependent.

3

1.4 Configuration

The system is configured through DIP switches for the addresses that the peripherals described here are located at.

Main Board

2.1 ROM

The ROM, listed in appendix A.1, is intended to function as a bootstrap script to prepare the system to load a program from another medium. It also serves to provide callable funtions for the default peripherals to ease implimentation in programs.

Front Panel

The front panel connects directly to the main board through a 36 pin header that caries the 16-bit address bus, the 8-bit data bus, power, and the 10 control lines; BUSREQ, BUSACK, WAIT, MREQ, IORQ, RD, WR, M1, HALT, and RESET. It is designed with status LEDs for the control lines and buses as well as hexadecimal readouts for the buses. The front panel also includes the circuitry for an instruction single stepping circuit along with halt and reset controls. There also are four 8-bit inputs and four 8-bit outputs.

3.1 Outputs

3.2 Inputs

CGA Terminal

Dot Matrix Printer

The main output for the z80 mainframe is the printer. This particular setup is designed to use an Epson LX-810 printer interfacing over a parallel port as shown in figure ??.




Figure 5.1: Driver Board to Printer Timing




Figure 5.2: Main Bus to Printer Driver Timing




Figure 5.3: Code Flowchart

Card Punch & Reader

Paper Tape Punch & Reader

Appendix A

Code Listings

A.1 ROM Listing

A.2 Main Board Interface Listing

A.3 VGA Terminal Listing

A.4 Line Printer Driver Listing

```
_{1} char header [] = {0 x 00, 0 x 1B, 0 x 40, 0 x 1B, 0 x 52, 0 x 00, 0 x 1B,
                   0x74,0x01,0x1B,0x36,0x12,0x1B,0x50};
  void setup() {
    // put your setup code here, to run once:
    Serial.begin (2400);
    pinMode (2,OUTPUT);
    pinMode (3,OUTPUT);
    pinMode (4,OUTPUT);
    pinMode (5,OUTPUT);
    pinMode (6,OUTPUT);
10
    pinMode (7,OUTPUT);
    pinMode (8, OUTPUT);
12
    pinMode (9,OUTPUT);
    pinMode (10, OUTPUT);
14
    pinMode (11,INPUT);
    digital Write (10, HIGH);
16
    for(int i=0; i<sizeof(header); i++)
17
18
       for (int j=0; j<8; j++)
19
20
         if(((header[i]>>j)\&1)==1)
21
            digitalWrite(j+2,HIGH);
23
         }
         else
25
            digitalWrite(j+2LOW);
27
29
       delayMicroseconds (10);
       digitalWrite (10,LOW);
31
       delay Microseconds (10);
       digitalWrite (10, HIGH);
33
       while (digital Read (11) = = HIGH) {};
34
35
    Serial.println("Ready...");
37
  int feed = 0;
  void serialEvent()
39
40
    char data=Serial.read();
41
    for (int j=0; j < 8; j++)
42
```

```
if(((data>>j)&1)==1)
44
45
           digitalWrite(j+2,HIGH);
46
         else
49
           digitalWrite(j+2LOW);
50
52
       delay Microseconds (10);
       digital Write (10,LOW);
       delay Microseconds (10);
       digitalWrite(10,HIGH);
56
       Serial.print(data);
       if(data = 0x0d) \{ feed ++; Serial.println(); \};
       if(data != 0x0d) \{ feed = 0; \};
       if(feed >= 3){
60
         feed = 0;
         data = 0x0c;
         for (int j=0; j<8; j++)
63
64
           if(((data>>j)\&1)==1)
65
66
             digitalWrite(j+2,HIGH);
           else
69
             digitalWrite(j+2,LOW);
71
72
73
         delayMicroseconds (10);
         digitalWrite (10,LOW);
         delayMicroseconds (10);
         digitalWrite (10, HIGH);
      while (digitalRead(11)==HIGH) {};
79
80
81
  void loop() {
    // put your main code here, to run repeatedly:
83
85 }
```

A.5 Card Punch Driver Listing

A.6 Card Reader Driver Listing

A.7 Paper Tape Punch Driver Listing

A.8 Paper Tape Reader Driver Listing

Appendix B

Part List

B.1 Main Board

B.2 Front Panel

B.3 VGA Terminal

B.4 Line Printer Driver Board

Ref	Value	Desc	PN	Quantity	Price	Notes
R1	4k7	1/4 watt	CF14JT4K70CT-ND	1	\$0.10	
R2	10k	1/4 watt	CF14JT10K0CT-ND	1	\$0.10	
R3,R4	27R	1/4 watt	CF14JT27R0CT-ND	2	\$0.10	
R5,R6	270R	1/4 watt	CF14JT270RCT-ND	2	\$0.10	
R7,R8	2k	1/4 watt	CF14JT2K00CT-ND	2	\$0.10	
R9,R11,R12,R14	600R	1/4 watt		4		
R10,R13	120R	1/4 watt	CF14JT120RCT-ND	2	\$0.10	
C1,C2	47p	Ceramic	BC1009CT-ND	2	\$0.27	
C3	100n	Ceramic	BC5229CT-ND	П	\$0.23	
C4	470u	Polarized electrolytic	P5141-ND	1	\$0.10	
C5,C6,C7,C8	10n	Ceramic	BC5136-ND	4	\$0.21	
D1,D2		5mm red led		2		
U1	FT230XS	FTDI USB to Basic	768-1135-1-ND	1	\$2.04	
U2	PIC16F1503-IP		PIC16F1503-I/P-ND	1	\$0.93	
U3	74HC595	8-bit Serial-in Parallel-	296-1600-5-ND	П	\$0.53	
		out Shift Register				
U4	PCA9615	Differential I2C Bus	568-11484-1-ND	1	\$2.95	
J1		USB type B Female		\vdash		
J2		1x6 .1" male header		1		
J3		1x3 Power connector		1		
J4		8p8c female		Н		
J5		Dsub-25 female w/ mounting holes		Н		
		0				

B.5 Card Punch & Reader Driver Board

B.6 Paper Tape Punch & Reader Driver Board

B.7 Miscellaneous Parts

Desc	PN	Quantity	Price Notes	Notes
Male XLR Receptacle	SC2465-ND	5	\$5.26	
Female XLR Receptacle	SC1992-ND	ಬ	\$5.80	
Male XLR Plug	889-2138-ND	ರ	\$4.43	
Female XLR Plug	SC2465-ND	5	\$4.75	

Appendix C


Circuit Diagrams

C.1 Main Board

C.2 Front Panel

C.3 VGA Terminal

C.4 Line Printer Driver Board



C.5 Card Punch & Reader Driver Board

C.6 Paper Tape Punch & Reader Driver Board

Appendix D

PCB Masks

D.1 Main Board

D.2 Front Panel

D.3 VGA Terminal

D.4 Line Printer Driver Board

D.5 Card Punch & Reader Driver Board

D.6 Paper Tape Punch & Reader Driver Board

Appendix E

Part Drawings

Bibliography

- [1] Wikimedia Commons. File:rj-45 tia-568b left.png wikimedia commons, the free media repository, 2015. [Online; accessed 3-March-2019].
- [2] NXP Semiconductor. 2-channel multipoint Fast-mode Plus differential I2C buffer with hot swap logic, 5 2016. Rev. 1.1.