## **CprE 381 – Computer Organization and Assembly-Level Programming**

## **Proj-A Report**

Lab Partners Colby McKinley

Tyler Dawson Jordan Silvers


Section / Lab Time Section 5 / W 6:10 p - 8:00

Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the Proj-A instructions for the context of the following questions.

a. [Part 0] With your project group members, create a list of best practices / tips for designing, compiling, and testing VHDL modules based on your experiences so far with these labs, both working individually and as a group.

See /prelab.pdf

b. [Part 1 (a)] Draw a schematic for a 1-bit ALU that supports the following operations: add/sub (both signed and unsigned), slt, and, or, xor, nand, and nor. What are the inputs and outputs that are needed?



c. [Part 1 (b)] In your project writeup, describe your design in terms of the VHDL coding style you chose and the control signals that are required.

I used the opcode to create a secondary control signal called add\_sub, which determines if the full adder will be used to subtract or to add. The operations sub and slt will use a subtracting result. The add\_sub signal is used to either negate or preserve b, which is fed into the full


adder. The set signal is driven by xoring the overflow value with the sum from the full adder. I think having two control signals, opcode and funct will be required going forward to handle all the ALU operations.

d. [Part 1 (c)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.



e. [Part 2 (a)] Draw a simplified schematic for this 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?


Overflow is calculated by xoring the final carry out with the final carry in. Zero is calculated by xoring the resulting 32 bit to see if any individual one is turn on. SLT is computed by xoring the final overflow with the final sum value of A - B.



f. [Part 2 (b)] In your writeup, describe what challenges (if any) you faced in implementing this module.


Instruction which required subtracting did not work, i.e. SUB and SLT. After redesigning how subtracting work in the alu, these instructions worked fine.

g. [Part 2 (c)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.



Wave - Default	Msqs								- #####								
	5'h02	07					06						05				
	32'hFFFFFFFF 32'hFFFFFFFF	00000000	FFFFFFFF		XFFFFFFFF		00000000	i.	FFFFFFF		(FEFFFFFF		00000000	FFFFFFF		FFFFFFF	
	32h00000000	FFFFFFF	00000000		Arrent .		FFFFFFF				00000000		00000000	TEFFFFFF		00000000	
/tb_alu/s_o_overflow																	
/tb_alu/s_CLK																	
4									103								
0000000	FFF	FFFF	0000	00000		FFFF	FFFF			000000					FFFFFFF	:	
00000000			FFFF	FFFF					00	000000		(F	FFFFFFF				
0000000	FFF	FFFF							00	000000					FFFFFFF		

- h. [Part 3 (a)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?
  - SRL Shift Right Logical, will shift each bit in binary number a binary number a specified amount, x, of bits right. It loads in 0's into the most significant x bits. This instruction is synonymous with dividing an unsigned number by 2<sup>x</sup>x.
  - SLL-Shift Left Logical, will shift each bit in binary number a binary number a specified amount, x, of bits left. It loads in 0's into the least significant x bits. This instruction is synonymous with multiplying a number by  $2^x$ .
  - SRA Shift Right Arithmetic, will shift each bit in binary number a binary number a specified amount, x, of bits right. It loads in 1's into the most significant x bits. This instruction is synonymous with dividing a signed number by  $2^x$ .
  - SLA Shift Left Arithmetic is not supported because it is the same as SLL.
- i. [Part 3 (b)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.




The VHDL code implements a right shifter, which accounts for logic and arithmetic shifts. There is a multiplexer which chooses the value, s\_la, which is shifts into the new shifted value. If the instruction is logical, then 0 flows to s\_la, otherwise the most significant bit of the base number flows into s\_la. The mux tree then uses s\_la to flow into the shifted value.

j. [Part 3 (c)] In your writeup, explain how the right barrel shifter from part b) can be enhanced to also support left shifting operations.

If the instruction was to shift left, the base value bits are flipped with its 'inverse' bit. That is the value at bit 31 is swapped with the value at bit 0, bit 30 is swapped with bit 1, for all bits 0 to 31.


k. [Part 3 (d)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.



1. [Part 4(b)] Justify why your test plan is comprehensive. Include waveforms that demonstrate your test program is functioning.

Up to this point, every function has been tested thoroughly and works. This test is meant to confirm that the ALU interfaces with the processor designed in lab 4.

Wave - Default										20000										+ 3
<b>\$1</b> •	Msgs																			
/b_processor/s_ck    b_processor/s_cp.   b_processor/s_cp.   b_processor/s_tract   b_pro	6,000	08	_		100				-	00	100		(OC		100		(OD		OC.	
> /tb_processor/s_funct	6100 6100 5102 5101 5101 5100 5210 5210000000000	00									- 100		100		100		100			
_ /tb_processor/s_rt	5'h02	00								02	01				02		[01			
/tb_processor/s_rs	5'h01	19	1A	_	19 01	,		02		01	1A	<b>-</b>	19	_	01	_	1A	_	19 02	=
/tb_processor/s_rd /tb_processor/s_sh	5'h00	00	JA.					102		01			.02		101				.02	
	16'h000C	0000	010	00	(00	100		0004			00	100	0008				0004		000C	
/tb_processor/p/me	32h0000A000	0000A000																		
	32h0000B000	00000000	=	_	_						_	_		_	_	_	_	_	_	
	{32hxxxxxxxxxx}	0000000	000000003 00	000x 1000	00000000	0000X I	000000000	(00000	1,000000000	(00000001)	(00000000) (x	00000003-000	00000X} {00000X		XX3 (00000	00000000	x) {00000000	2} {000000001	} 00000x	
- / (b)_processor/p/me / (b)_processor/p/me / (b)_processor/p/me / (c) - / (c)	32 hXXXXXXXX	XXXXXXXXX																		
(1)	32h00000002	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX					00000001									00000002				
(2)	32h00000002 32h00000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX							00000000					0000000	1					00000002
ii - <b>→</b> (4)	32'hXXXXXXXXX	XXXXXXXXX																		
<b>□</b> - <b>◇</b> (5)	32'hXXXXXXXXX	XXXXXXXXX																		
<b>□</b> - <b>◇</b> (6) <b>□</b> - <b>◇</b> (7)	32'hXXXXXXXXX 32'hXXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																		
	32'hXXXXXXXXX	XXXXXXXXX																		
<b>□</b> - <b>◇</b> (9)	32hX0000000X 32hX0000000X	XXXXXXXXX																		
(10)	32hXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																		
(11) (12)	32°hXXXXXXXXXX 32°hXXXXXXXXXX	XXXXXXXXX																		
□ <b>(13)</b>	32°hxxxxxxxxx 32°hxxxxxxxxx	XXXXXXXX																		
(14)		XXXXXXXXX																		
(15)	32hxxxxxxxxx 32hxxxxxxxxx	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX																		
<b>亩</b> - <b>→</b> (16) <b>亩</b> - <b>→</b> (17)	32'hXXXXXXXXX	XXXXXXXXX																		
# 00 # 100 # 110 #	32"hXXXXXXXXXX 32"hXXXXXXXXXX	XXXXXXXXX																		
(19)	32°hXXXXXXXXXX 32°hXXXXXXXXXX	XXXXXXXXX																		
(20) (21)	32h00000000 32h00000000	XXXXXXXXX																		
(22)	32°hxxxxxxxxx 32°hxxxxxxxxx	XXXXXXXXX																		
<u>-</u> → (23)	32 hXXXXXXXXX	XXXXXXXXX																		
(24)	32'hXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	0000000																	
(25) - (26)	32h00000000	XXXXXXXX	0000000	000	000000															
(27)		XXXXXXXX		355																
(27) 		XXXXXXXXX																		
±-◆ (29) ±-◆ (30)	32hxxxxxxxxx 32hxxxxxxxxx	X0000000X																		
(31)	32hXXXXXXXX	XXXXXXXX																		
Wave - Default																				
Si-	Mene																			
/tb_processor/s_clk																				
	0																			
	0 6'h00	0C	00		0D		0C		00		OD		0C		0	, oc	,	.00		
/tb_processor/s_op //tb_processor/s_function	0 6'h00 t 6'h00	00			70		OC.						loc		*			.00		
/tb_processor/s_op //tb_processor/s_function	0 . 6'h00 t 6'h00 5'h02	00	02		01				02		01			.0	2	0				
the processor/s_op the processor/s_funct the processor/s_funct the processor/s_funct the processor/s_rs	0 6'h00 5'h00 5'h01 5'h01	00 01 19	102 101		70		19		02				[19	.0	2			19		
/b processor/s_op //b processor/s_funct //b processor/s_r //b processor/s_r //b processor/s_r //b processor/s_r //b processor/s_r //b processor/s_r	5'h01 5'h00	00 01 19	02		01		19		02		01 1A		[19	.0	2	υ (0)	1	19		
/b processor/s_op //b processor/s_funct //b processor/s_r //b processor/s_r //b processor/s_r //b processor/s_r //b processor/s_r //b processor/s_r	5'h01 5'h00	00 01 19 02 00 000C	102 101		01		19		02		01		[19	.0	2	υ (0)		19		
C-//tb_processor/s_op C-//tb_processor/s_funct C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_sh C-//tb_processor/s_sh	5'h01 5'h00	00 01 19 02 00 000C 0000A000	102 701 101		01 1A		19		02		01 1A		[19	.0	2	υ (0)	1	19		
C-//tb_processor/s_op C-//tb_processor/s_funct C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_sh C-//tb_processor/s_sh	5'h01 5'h00	00 01 19 02 00 000C 0000A000 0000B000	102 101 101		01 1A		19		02		01 1A		[19	.0	2	υ (0)	1	19		
C-//tb_processor/s_op C-//tb_processor/s_funct C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_sh C-//tb_processor/s_sh	5'h00 16'h0018 . 32'h0000A000 . 32'h0000B000 . 32'h00000000	00 01 19 02 00 000C 0000A000 0000B000 00000000 00000000	102 (01 101	i	01 1A 0008	i) (000000	[ 19 [ 02 [ 0010	< \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	02 01 01	(1000000	(01 (1A	08) {0000000	[19	.0	2 1 1 1	(00 ( n	1 A	(00	118	6000x
C-//tb_processor/s_op C-//tb_processor/s_funct C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_rs C-//tb_processor/s_sh C-//tb_processor/s_sh	5h01 5h00 16h0018 . 32h0000A000 . 32h00000600 . 32h00000000 {32h000000000} 	00 01 19 02 00 000C 0000A000 0000A00 0000A000 00000 00000 00000 00000 00000 00000 0000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	\$ (000000)	[ 19 [ 02 [ 0010	c (5000c	02 01 01		(01) (1A) (000C) (000C)	08) (0000000	19 02 0014	.0	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	118	600x
hb processor fs. on.     hb processor fs. ref.     hb processor fs.     hb processor fs. ref.     hb processor fs. re	5h01 5h00 16h0018 . 32h0000A000 . 32h00000600 . 32h00000000 {32h000000000} 	00 01 19 02 00 000C 0000A000 0000B000 00000000 (20000000X XXXXXXXXXXXXXXXX	102 101 101 101 1 (00000 ]	i	01 1A 0008	\$ {000000}	[ 19 [ 02 [ 0010		02 01 01 01	[000000	(01) (1A) (000C) (000C)	0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(00 ( n	1 A	(00	) 118 20000 \{ 6	
h processor fs. ge.   h processor fs. fund	\$h01 \$h00 18 . 32h00004000 . 32h00006000 . 32h00000000 (3zh00000000) . 32h000000001 32h00000010 32h00000010	00 01 19 02 00 000C 0000A000 0000A00 0000A000 00000 00000 00000 00000 00000 00000 0000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	\$\{000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01		(01) (1A) (000C) (000C)	083 (0000000-	(19 (02 (0014 4) (0000x) (4	.0	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	00000 10
h processor fs. ge.   h processor fs. fund	5h01 5h00 16h0018 . 32h0000A000 . 32h0000B000 . 32h00000000 . 32h0000000X 32h00000010 32h00000010 32h000000X 32h000000X	00 01 19 02 00 000C 0000A000 0000B000 (DXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	5} {000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
h processor fs. ge.   h processor fs. fund	\$h01 \$h00 18 . 32h00004000 . 32h00006000 . 32h00000000 (3zh00000000) . 32h000000001 32h00000010 32h00000010	00 01 19 02 00 000C 0000A000 0000B000 00000000 (XXXXXXXXXXXXXXXXX	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	s (000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	08) (0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
h processor fs. ge.   h processor fs. fund	5h01 5h00 16h0018 32h0000A000 32h00006000 32h00000000 (32h0000000X 32h0000000X 32h0000000X 32h000000X 32h000000X 32h000000X 32h000000X 32h000000X 32h000000X 32h000000X 32h000000X 32h000000X	00 01 19 02 00 000 000 000 000 000 000 000 000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	\$ {000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	5h01 5h00 16h0018 32h00000000 32h00000000 32h00000000 32h00000000 32h00000000 32h00000000 32h00000000 32h000000000 32h0000000000	00 01 19 02 00 000C 0000A000 0000B000 00000000 (XXXXXXXXXXXXXXXXX	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	\$ {000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	00000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01 59-00 169-001 329-0000000 329-00000000 329-00000000 329-00000000 329-00000000 329-000000000 329-000000000000000000000000000000000000	00 01 19 00 00 000 0000000 0000000 0000000 XXXXXX	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	\$ {000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	98) (0000000-	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01 59-00 169-001 329-0000000 329-00000000 329-00000000 329-00000000 329-00000000 329-000000000 329-000000000000000000000000000000000000	00 01 19 02 00 0000C 0000000 0000000 0000000 (0000000 (000000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	3 {000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	08) (0000000-	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01 59-00 169-001 229-00000000 329-00000000 329-00000000 329-00000000 329-00000000 329-00000000 329-000000000 329-000000000000000000000000000000000000	00 01 19 02 000 000000 0000000 0000000 0000000 0000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	3 (000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	00000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01 59-00 169-001 329-0000000 329-00000000 329-00000000 329-00000000 329-00000000 329-000000000 329-000000000000000000000000000000000000	00 01 19 02 00 0000C 0000000 0000000 0000000 (0000000 (000000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	5 (000000	[ 19 [ 02 [ 0010		02 01 01 01		(01) (1A) (000C) (000C)	0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01 59-00 169-00 189-00 189-00 329-0000000 329-00000000 329-00000000 329-00000000 329-00000000 329-00000000 329-00000000 329-000000000000000000000000000000000000	00 01 19 02 00 000000 0000000 00000000 00000000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	8 (000000	[ 19 [ 02 [ 0010		02 01 01 01 01		(01) (1A) (000C) (000C)	98) (0000000-	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01 59-00 169-001 169-001 329-00006000 329-00006000 329-00000000 (329-00000000 329-00000000 329-00000000 329-00000000 329-000000000000000000000000000000000000	00 01 19 02 00 000000 0000000 0000000 0000000 00000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	3 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	98) (0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01 59-00 169-00 189-00 189-00 329-0000000 329-00000000 329-00000000 329-00000000 329-00000000 329-00000000 329-00000000 329-000000000000000000000000000000000000	00 01 19 02 00 000000 000000 0000000 0000000 000000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	ð (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	57621 57607	00 01 19 02 00 000000 000000 0000000 0000000 000000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	9 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	00000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	57621 1676012 1676012 1676012 1676016	00 01 19 02 00 000000 000000 0000000 0000000 000000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	3 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	00000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	57621 57607	00 01 19 02 09 0900000000000000000000000	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	0 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	5762   5760   57	00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	9 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	00000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01	19	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	8 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	08) (0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	5762   5760   57	00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	102 101 101 101 1 (00000 ]	() ()	01 1A 0008	5 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	395 (000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
the bysocococia government of the processor is fund to the processor is fund to the processor is given to the processor is	59-01	90   90   90   90   90   90   90   90	02 01 01 01 01	() ()	01 1A 0008	3 (00000)	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)		(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
1	51-01	200 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	02 01 01 01 01	() ()	01 1A 0008	9 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	395 (000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
The   The processor   Section	59-01	00 01 19 19 20 00 00 00 00 00 00 00 00 00 00 00 00	02 01 01 01 01	() ()	01 1A 0008	8 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	1000000-1	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
The   The processor   Section	51-01	200 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	02 01 01 01 01	() ()	01 1A 0008	5 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	2000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
1	59-01 169-010	00 11 19 10 22 00 00 00 00 00 00 00 00 00 00 00 00	02 01 01 01 01	() ()	01 1A 0008	9 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	395 (000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
The   The processor   Section	51-01	00 01 19 19 19 20 20 20 20 20 20 20 20 20 20 20 20 20	02 01 01 01 01	() ()	01 1A 0008	9 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	99 (0000000	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
1	59-01 169-010	00 11 19 10 22 00 00 00 00 00 00 00 00 00 00 00 00	02 01 01 01 01	() ()	01 1A 0008	9 (00000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	395 (000000)	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
10	57601 1596018 1596018 1596018 1596018 1596018 1596000000000000000000000000000000000000	00 11 19 10 22 00 00 00 00 00 00 00 00 00 00 00 00	02 01 01 01 01	() ()	01 1A 0008	5 (00000)	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	98 (000000-	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	
1	59-01 169-010	00 11 19 10 22 00 00 00 00 00 00 00 00 00 00 00 00	02 01 01 01 01	() ()	01 1A 0008	5 (000000	[ 19 [ 02 [ 0010	(00000	02 01 01 01 01		(01) (1A) (000C) (000C)	39	(19 (02 (0014 4) (0000x) (4	000000000000000000000000000000000000000	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	000000000 {0	1 A	(00	) 118 20000 \{ 6	



m. [Part 5(c) BONUS] Justify why your test plan is comprehensive. Include waveforms that demonstrate your test program is functioning.

I used the testing program from Lab04. I then added tests for the shifting instructions since these were the last ones left untested from the base.

- n. [Feedback] You must complete this section for your lab to be graded. Please complete each column **separately** for each team member; I expect it to take roughly 10 minutes (do not take more than 20 minutes).
  - i. How many hours did you spend on this lab?

Task	Dur	ing lab	time	Outside of lab time				
Team Initials	CM	TD	JS	CM	TD	JS		
Reading lab	15	15	15	0	0	0		
	min	min	min					
Pencil/paper design	1 hr	0	1 hr	30	0	1 hr		
				min				
VHDL design	1 hr	2 hr	1 hr	6 hr	3 hr	3 hr		
Assembly coding	0	0	0	0	0	0		
Simulation	0	0	1 hr	1 hr	0	1 hr		
Debugging	2 hr	2 hr	1 hr	5 hr	3 hr	1 hr		
Report writing	0	0	0	2 hr	0	0		
Other:								
Total	4 hr	4 hr	4 hr	14.5	6 hr	6 hr		
	15	15	15	hr				
	min	min	min					

ii. If you could change one thing about the lab experience, what would it be? Why?

It would be helpful if I was given the components input and output pins for the given final project. Even if the pins are not going to be used this week, understanding how MIPS handles these would help drive my final design.

iii. What was the most interesting part of the lab?

Getting the single bit ALU to work concurrently with 31 other single bit ALUs was interesting design choice.