```
5.5)
ENTITY or8g IS
     END or8g;
ARCHITECTURE behavior OF org8 IS
BEGIN
     logic_process:     PROCESS(i A)
          IF ( i A = "00000000" ) THEN
              o_F <= '1';
          END IF;
     END PROCESS logic_process;
END behavior;
7.2)
ENTITY dff IS
     PORT (
          S,D,CLK,R : IN STD_LOGIC;
Q,Inv_Q : OUT STD_LOGIC);
END dff;
ARCHITECTURE behavior OF dff IS
     SIGNAL s_Q : STD_LOGIC;
BEGIN
     dff_process: PROCESS(CLK,S,R) IS
     BEGIN
          IF (S = '0') THEN
             s Q <= '1';
          ELSIF (R = 0) THEN
               s Q <= '0';
          ELSIF (RISING_EDGE (CLK)) THEN
              s_Q <= D;
          END IF;
     END PROCESS dff process;
     Q <= s Q;
     Inv Q <= NOT s Q;
END behavior;
```