## **CprE 381 – Computer Organization and Assembly-Level Programming**

## Lab-04 Report

Student Name Colby McKinley

Section / Lab Time Section / Wednesday 6:10p – 8:00p


Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the Lab-04 instructions for the context of the following questions.

- a. [Prelab] Based on the waveforms, provide a description in your own words of how this component operates. This can be in the form of a textual description, flow chart, or state machine
  - See /prelab
- b. [Part 1 (a)] What are the MIPS instructions that require some value to be sign extended? What are the MIPS instructions that require some value to be zero extended? Signed Extended: Subi, Subiu, lw, sw

Zero Extended: Addi, Addiu, lw, sw

- c. [Part 1 (b)] what are the different 16-bit to 32-bit "extender" components that would be required by a MIPS processor implementation?

  There are two extenders, a zero extender and sign extender are both used as a second option for the adder/subtractor unit.
- d. [Part 1 (d)] Waveform.



e. [Part 2 (b)] Provide a 2-3 sentence description of each of the individual ports (both generic and regular).

The DATA\_WIDTH generic specifics the width of each register inside the memory block. Given that the mem.vhd defaults to 10, we know that the max value which can be written to a register is  $2^{32} - 1$ .

The ADDR\_WIDTH generic specifies the amount off registers inside the block. Given that the mem.vhd defaults to 10, we know that there are  $2^{10} - 1$  registers available to write to.

The clock port is the clock which dictates if a memory address can be overridden. The implementation of mem.vhd dictates that we can write only on a rising clock edge.


The addr port is the address to read or write in memory. This port width is the size of the generic ADDR\_WITDH.

The data port is the data value that could be written to a memory addr. This port width is the size of the generic DATA\_WITDH.

The we port is the write enable for the memory block. This is the control bit for if a value at the given addr will be overridden.

The q port is the memory value read from the given address inside the memory block. This signal is not dependent on the clock signal.

f. [Part 2 (c)] Waveform.



g. [Part 2 (d)] Briefly describe how the waveforms for this mem.vhd module differ from those that you analyzed as part of the pre-lab.


One difference is that q is undriven for half the clock cycles. In this we do not observe the byteena signal. It most resembles the

h. [Part 3 (a)] what control signals will need to be added to the simple processor from Lab #3? How do these control signals correspond to the ports on the mem.vhd component analyzed in problem 2)?


One design decision I made immediately was to have a single opcode drive all my values. I wanted my MIPS processor to be reusable later. I use the opcode to drive 4 control bits, mem\_result, which dictates if the value fetched from memory should be used in the register file's write data port or the value from the alu; n add sub, which dictates if the adder

subtractor module should add or subtract; alusrc, which dictates if the immediate value should be used or the value read from the secondary read out from the register file; and we, which dictates if register values will be overridden. In my component ports, you will also find a function, shamt, however these were not required for the instruction we are supporting this week.

i. [Part 3 (b)] Draw a schematic of a simplified MIPS processor consisting only of the base components used in Lab #3, the extender component described in problem (1), and the data memory from problem (2).



| → /tb_processor/p/reg_file/registers {32/h000000000}  +-→ (0) 32/h000000000  | 2000 120000000 2000 120000000 2000 120000000 (0000 120000000) (0000 120000000) (00000000000000000000000000000   | XXXXXX) {00000000} {FFFFFFF   |
|--|---|-------------------------------|
| □- <b>♦</b> (1) 32'hFFFFFFE  |   | 100000                        |
| 32/hFFFFFFF9<br>32/h00000000   | XXXXXXXX  |                               |
|  | 20000000  |                               |
| (4) 32/h00000000<br>   | X00000X   |                               |
| 6) 32'hXXXXXXXX  | 2000000   |                               |
| ₫- <b>◇</b> (7) 32'hXXXXXXX  | x000000X  |                               |
| ± (8) 32'hXXXXXXXX   | 20000000  |                               |
| □ - (9) 32/h000000000 32/h000000000000000000000000000000000000   | X00000X   |                               |
| 32'hXXXXXXX  | XXXXXXX   |                               |
| → (12) 32'hXXXXXXXXX   | xxxxxxx   |                               |
| ± (13) 32′h)000000000  | xxxxxxx   |                               |
| (14) 32'h000000000 32'h0000000000 32'h000000000000000000000000000000000000   | X00000X   |                               |
| 15) 32/hXXXXXXXX   | X00000X   |                               |
| 17) 32/h00000000   | 8000000   |                               |
| ₫-♦ (18) 32'hXXXXXXXX  | 2000000X  |                               |
| 2/hxxxxxxxxx   | 20000000  |                               |
| (20) 32'h000000000 32'h0000000000 32'h000000000000000000000000000000000000   | X00000X   |                               |
| 22) 32'hXXXXXXX  | 2000000   |                               |
| ±-<>→ (23) 32'hXXXXXXXXX   | XXXXXXXX  |                               |
| □  | 20000000  |                               |
| 25) 32'h00000000<br>32'h00000100   | XXXXX (00000000 (00000100 (00000000 |                               |
| 20) 32/h00000200 32/h00000200  | XXXXXXX   |                               |
|  | x000000X  |                               |
| ± (29) 32′hXXXXXXXXX   | XXXXXXXX  |                               |
| (30) 32'h000000000<br>(31) 32'h000000000   | X00000X   |                               |
| → /tb_processor/p/reg_file/registers {32'hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 20000000 <br>  G000000    G00000000  (0000  G0000000 ) (00000000 ) (0000000 ) (000000000 ) (00000000 ) (000000000 ) (00000000 ) (00000000 ) (000000000 ) (000000000 ) (0000000000   | XXXXXXXX {00000005} {0000000  |
| □  | xiccococx   |                               |
| c→         (0)         32/h00000000           c→         (1)         32/hFFFFFFF           c→         (2)         32/hFFFFFFF           c→         (3)         32/h0000000 | 00000000 [0000004 [FFFFFFF ] [000   | 000005                        |
| □ → (2) 32hFFFFFF9<br>□ → (3) 32hxxxxxxxx  | FFFFFFE (00000004   FFFFFFFE (00000006   X0000000   X0000000   X00000000   X00000000  |                               |
| - (4) 32h00000000  | 3000000 S   |                               |
| ₫- <b>→</b> (5) 32'hxxxxxxx  | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   |                               |
| ± (6) 32′hxxxxxxxx   | XDOODOOX  |                               |
| □- (7) 32/h000000000<br>□- (8) 32/h000000000   | X000000X  |                               |
| 0) 32hxxxxxx   | X00000X   |                               |
| ±-<>→ (10) 32′hXXXXXXXX  | xiococox  |                               |
| ± (11) 32′h>00000000   | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   |                               |
| (12) 32/h0000000X<br>2-4 (13) 32/h0000000X   | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX  |                               |
| 0-4 (14) 32h00000000   | XXXXXXX   |                               |
| → (15) 32'hXXXXXXXXX   | X00000X   |                               |
| ± △ (16)   | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   |                               |
| (17) 32h00000000   | X000000X  |                               |
| (18) 32/h0000000X<br>0-4 (19) 32/h0000000X   | X00000X   |                               |
| ±-<>→ (20) 32′hxxxxxxxx  | XXXXXXX   |                               |
| ±  √ (21) 32′hxxxxxxxx   | xooooox   |                               |
| ₫ (22) 32/hxxxxxxxx  | X00000X   |                               |
| ±-→ (23) 321h00000000<br>±-→ (24) 321h00000000   | X00000X<br>X00000X  |                               |
| 22100000000<br>221000000000<br>321000000000  | 0000000   |                               |
| ₫- <b>◇</b> (26) 32/h00000100  | 0000100   |                               |
| 32/h00000200   | xooooox   |                               |
| d- (28) 321h00000000<br>d- (29) 321h000000000  | XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX  |                               |
| - (30) 32hxxxxxxx  | X00000X   |                               |
| ±-<>→ (31) 32/hxxxxxxxx  | xococox   |                               |
| - Vtb_processor/p/reg_file/registers {3ZhXXXXXXXXX}  | DOUGO ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (   | XXX() {000000000} {000000000} |
| □ (0) 327b000000000000000000000000000000000000   | 00000005  |                               |
| ±> (2) 32h++++++9  | 0000006 [FFFFFF9 (000000  | 000                           |
| (3) 32/hxxxxxxxx   | 3000000X  |                               |
| □ - (4) 32'hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 0000000 0000000 00000000 00000000 000000  |                               |
| ±<>→ (6) 32'hXXXXXXXXX   | XXXXXXX   |                               |
| ₫- <b>◇</b> (7) 32'hXXXXXXXXX  | 0000000X  |                               |
| ±-→ (8) 32/h000000000  | 0000000<br>0000000  |                               |
| □-→ (9) 32/hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 20000000  |                               |
| ±-<>→ (11) 32′hXXXXXXXX  | 5000000X  |                               |
| ±-<>→ (12) 32′hXXXXXXXX  | 1000000X  |                               |
|  | 0000000 0000000 00000000 00000000 000000  |                               |
| (15) 32/h00000000  | 50000000  |                               |
| (15) 32/h000000000<br>(16) 32/h000000000   | 0000000   |                               |
| (17) 3Z/hXXXXXXXXX   | 0000000 0000000 00000000 00000000 000000  |                               |
| □> (18) 32/hXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 10000000  |                               |
| ±→ (20) 32′hXXXXXXXXX  | 200000000   |                               |
| <b>22</b> (21) 32′h000000000000000000000000000000000000  | xxxxxxxx  |                               |
| • - (22) 32/hXXXXXXXX  | 10000000  |                               |
| 22h00000000<br>32h000000000  |   |                               |
| ⊒- <b>→</b> (25) 32/h00000000  | 0000000   |                               |
| (26) 32/h00000100  | 00000100  |                               |
| 0-4 (27) 32h00000200<br>0-4 (28) 32h00000000<br>0-5 (29) 32h00000000   | 0000000 000000 000000 000000 000000 0000  |                               |
| (29) 32/hXXXXXXX   | 30000000  |                               |
|  |   |                               |
| 32/h000000000000000000000000000000000000   | 1000000   |                               |



- k. [Feedback] You must complete this section for your lab to be graded. Write down the first response you think of; I expect it to take roughly 5 minutes (do not take more than 10 minutes).
  - i. How many hours did you spend on this lab?

| Task            | During lab time | Outside of lab time |
|-----------------|-----------------|---------------------|
| Reading lab     | 10 min          | 10 min              |
| Pencil/paper    | 20 min          | 40 min              |
| design          |                 |                     |
| VHDL design     | 2hr 20 min      | 30 min              |
| Assembly coding | 0 min           |                     |
| Simulation      | 1 hr            | 1 hr                |
| Debugging       | 10 min          | 6 hr                |
| Report writing  | 0 min           | 1 hr                |
| Other:          |                 |                     |
| Total           | 4 hr            | 9 hr 20 min         |

- ii. If you could change one thing about the lab experience, what would it be? Why? The directions for part c are very ambiguous, the only starting point I had was piecing together many small components designed in lecture, and discussing architecture design with a ta in lab.
- iii. What was the most interesting part of the lab?

The picture I drew of the MIPS processor is interesting.