

#### 4.5.5 DDC Port

The Display Data Channel (DDC) bus is a two-wire communication interface compatible with the I<sup>2</sup>C standard (Integrated Circuit). See our on-line product selector matrix for availability.

Unlike all other interfaces, the DDC is not able to communicate in full-duplex mode, i.e. TX and RX are mutually exclusive. u-blox receivers act as a slave in the communication setup, therefore they cannot initiate data transfers on their own. The host, which is always master, provides the data clock (SCL), and the clock frequency is therefore not configurable on the slave.


The receiver's DDC address is set to 0x42 by default.



As the receiver will be run in slave mode and the DDC physical layer lacks a handshake mechanism to inform the master about data availability, a layer has been inserted between the physical layer and the UBX and NMEA layer. The receiver DDC interface implements a simple streaming interface that allows the constant polling of data, discarding everything that is not parseable. The receiver returns 0xFF if no data is available. The TX-ready feature can be used to inform the master about data availability and can be used as a trigger for data transmission.

##### 4.5.5.1 Read Access

The DDC interface allows 256 slave registers to be addressed. As shown in Figure *DDC Register Layout* only three of these are currently implemented. The data registers 0 to 252, at addresses 0x00 to 0xFC, each 1 byte in size, contain information to be defined later - the result of reading them is undefined. The currently available number of bytes in the message stream can be read at addresses 0xFD and 0xFE. The register at address 0xFF allows the data stream to be read. If there is no data awaiting transmission from the receiver, then this register will deliver the value 0xff, which cannot be the first byte of a valid message. If message data is ready for transmission, then successive reads of register 0xff will deliver the waiting message data.

 The registers 0x00 to 0xFC are reserved for future use and may be defined in a later firmware release. Do not use them, as they don't provide any meaningful data!




Figure 21: DDC Register Layout

Connected the  
ZED-F9P to the  
arduino mega using  
the I<sup>2</sup>C bus.

{ we want to read  
these

# Reading the Number of Available Bytes ZED F9P

66/09/25  
Wiley  
code

## Code:

```
1 #include <Wire.h>
2 const int gps_add = 0x42;
3
4 uint16_t GPSAvailable()
5 {
6     // This method reads the number of available bytes that we can read from the GPS.
7
8     Wire.beginTransmission(gps_add); // The FD register is the high byte. We will read FD, and FE in order.
9     Wire.write(0xFD); // Must not release the bus. Must finish reading. |
10    Wire.endTransmission(false);
11
12    Wire.requestFrom(gps_add, 2); // We need 2 bytes from the GPS
13
14    byte msb = Wire.read(); // Read Register 0xFD
15    byte lsb = Wire.read(); // Read Register 0xFE
16    // After this operation, the GPS read pointer will be back at 0xFF.
17    uint16_t bytesAvailable = (msb<<8) | lsb; // Put humpty dumpty back together
18
19    return bytesAvailable;
20
21 void setup()
22 {
23     Wire.begin(); // Start the I2C bus
24     Serial.begin(9600); // Start serial comms
25 }
26
27 void loop()
28 {
29     // If the receiver is configured to poll
30     // We should expect 0 every time.
31     uint16_t availableBytes = GPSAvailable();
32     Serial.println(availableBytes);
33     delay(1500);
34 }
```