

Lab 2 实验报告

Tcl Console x Messages Log

Q

≡

⇅

||

📄

📅

🗑

```
Time: 135ns, pass.  
Time: 137ns, pass.  
All samples passed! Congrats!  
$stop called at time : 139 ns : File "/home/cartman/ZJU/AI_Chip/Labs/lab2/ai_exp_student_exp2/code/sim/core_sim.v" Line 3534  
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.  
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
```

没啥问题，就是这个项目的版本有点老，需要手动更新才能进行仿真。

