

2021 Digital IC Design Homework 4

NAME	李秉軒																																				
Student ID	E24066755																																				
Simulation Result																																					
Functiona 1 simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	6,488,516 (ns)																																
<div style="text-align: center; color: gray;">(your pre-sim result)</div> <pre style="font-family: monospace; font-size: 0.8em;">#----- # Result image is correct ! #----- #----- SUMMARY ----- # Congratulations! Result image data have been generated successfully! The result is PASS!! #----- # ** Note: sfinish : D:/4th,2nd_semester/DIC/HW4/file/testfixture.v(123) # Time: 6488508 ns Iteration: 0 Instance: /testfixture #</pre>			<div style="text-align: center; color: gray;">(your post-sim result)</div> <pre style="font-family: monospace; font-size: 0.8em;">#----- # Result image is correct ! #----- #----- SUMMARY ----- # Congratulations! Result image data have been generated successfully! The result is PASS!! #----- # ** Note: sfinish : D:/4th,2nd_semester/DIC/HW4/file/testfixture.v(123) # Time: 6488516234 ps Iteration: 0 Instance: /testfixture #</pre>																																		
Synthesis Result																																					
Total logic elements		386 / 68,416 (< 1 %)																																			
Total memory bit		0 / 1,152,000 (0 %)																																			
Embedded multiplier 9-bit element		0 / 300 (0 %)																																			
Clock width (Cycle)		12ns																																			
<div style="text-align: center; color: gray;">(your flow summary)</div> <div style="border: 1px solid black; padding: 5px; background-color: #f0f0f0;"> <p>Flow Summary</p> <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Flow Status</td> <td>Successful - Sun Jun 13 01:32:32 2021</td> </tr> <tr> <td>Quartus II 64-Bit Version</td> <td>13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition</td> </tr> <tr> <td>Revision Name</td> <td>MFE</td> </tr> <tr> <td>Top-level Entity Name</td> <td>MFE</td> </tr> <tr> <td>Family</td> <td>Cyclone II</td> </tr> <tr> <td>Device</td> <td>EP2C70F896C8</td> </tr> <tr> <td>Timing Models</td> <td>Final</td> </tr> <tr> <td>Total logic elements</td> <td>386 / 68,416 (< 1 %)</td> </tr> <tr> <td> Total combinational functions</td> <td>320 / 68,416 (< 1 %)</td> </tr> <tr> <td> Dedicated logic registers</td> <td>183 / 68,416 (< 1 %)</td> </tr> <tr> <td>Total registers</td> <td>183</td> </tr> <tr> <td>Total pins</td> <td>57 / 622 (9 %)</td> </tr> <tr> <td>Total virtual pins</td> <td>0</td> </tr> <tr> <td>Total memory bits</td> <td>0 / 1,152,000 (0 %)</td> </tr> <tr> <td>Embedded Multiplier 9-bit elements</td> <td>0 / 300 (0 %)</td> </tr> <tr> <td>Total PLLs</td> <td>0 / 4 (0 %)</td> </tr> </table> </div>						Flow Status	Successful - Sun Jun 13 01:32:32 2021	Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition	Revision Name	MFE	Top-level Entity Name	MFE	Family	Cyclone II	Device	EP2C70F896C8	Timing Models	Final	Total logic elements	386 / 68,416 (< 1 %)	Total combinational functions	320 / 68,416 (< 1 %)	Dedicated logic registers	183 / 68,416 (< 1 %)	Total registers	183	Total pins	57 / 622 (9 %)	Total virtual pins	0	Total memory bits	0 / 1,152,000 (0 %)	Embedded Multiplier 9-bit elements	0 / 300 (0 %)	Total PLLs	0 / 4 (0 %)
Flow Status	Successful - Sun Jun 13 01:32:32 2021																																				
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition																																				
Revision Name	MFE																																				
Top-level Entity Name	MFE																																				
Family	Cyclone II																																				
Device	EP2C70F896C8																																				
Timing Models	Final																																				
Total logic elements	386 / 68,416 (< 1 %)																																				
Total combinational functions	320 / 68,416 (< 1 %)																																				
Dedicated logic registers	183 / 68,416 (< 1 %)																																				
Total registers	183																																				
Total pins	57 / 622 (9 %)																																				
Total virtual pins	0																																				
Total memory bits	0 / 1,152,000 (0 %)																																				
Embedded Multiplier 9-bit elements	0 / 300 (0 %)																																				
Total PLLs	0 / 4 (0 %)																																				
Description of your design																																					
<p>I hide the latency of memory access inside the sorting algorithm. Since it takes around 30 cycles for the sorting algorithm, I give the circuit 3 cycles to compute the correct address for gray image. That's why I can achieve 12ns clock width.</p>																																					

*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (longest gate-level simulation time in ns)*