2021 Digital IC Design Homework 4

NAME	李秉輔			Design Homework		
Student ID	E24066755					
		S	imulat	ion Result		
Functiona 1 simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	6,488,516 (ns)	
(your post-sim result) Result image is correct ! Congratulations! Result image data have been generated successfully! The result is FASS!! *** Note: Offinish : D:/4th,2nd_semester/DIC/HM4/file/testfixture.v(123) Time: 6488508 ns Iteration: 0 Instance: /testfixture (your post-sim result) Result image is correct ! Congratulations! Result image data have been generated successfully! The result is FASS!! *** Note: Offinish : D:/4th,2nd_semester/DIC/HM4/file/testfixture.v(123) Time: 6488516234 ps Iteration: 0 Instance: /testfixture						
		5	Synthe	sis Result		
Total logic elements				6 / 68,416 (< 1 %)		
Total memory bit			0 /	0 / 1,152,000 (0 %)		
Embedded multiplier 9-bit element			t 0/	0/300(0%)		
Clock width (Cycle)			12r	ıs		
Flow Summary Flow Status Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combinational fi Dedicated logic regist Total registers Total pins Total virtual pins Total wirtual pins Total memory bits Embedded Multiplier 9-b Total PLLs	n unctions ers	Successful - Sun Jun 13 01 13.0.1 Build 232 06/12/20 MFE MFE Cycyclone II EP2C70F896C8 Final 386 / 68,416 (< 1 %) 320 / 68,416 (< 1 %) 183 / 68,416 (< 1 %) 183 / 67 / 622 (9 %) 0 / 1,152,000 (0 %) 0 / 300 (0 %)		eb Edition		

Description of your design

I hide the latency of memory access inside the sorting algorithm. Since it takes around 30 cycles for the sorting algorithm, I give the circuit 3 cycles to compute the correct address for gray image. That's why I can achieve 12ns clock width.

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit$ $element) \times (longest\ gate-level\ simulation\ time\ in\ \underline{ns})$