2021 Digital IC Design Homework 5

	2	2021 Digital	IC De	sign Homework 5		
NAME	李秉	F				
Student ID	E24066755					
		Sir	nulatio	n Result		
Functional	Pass	Gate-level	Pass	Gate-level	53850 (ns)	
simulation		simulation		simulation time	55650 (IIS)	
(your pre-sim result)				(your post-sim result)		
Congratulations! All data have been generated successfully!				Congratulations! All data have been generated successfully!		
#			xture2.v(241)	PASS— **Note: Sfinish : D:/4th,2nd_seme Time: 53850 ns Iteration: 0 Inst		
Synthesis Result						
Total logic elements				6,398 / 68,416 (9 %)		
Total memory bit				0 / 1,152,000 (0 %)		
Embedded multiplier 9-bit element			46 /	46 / 300 (15 %)		
Clock width (Cycle)			50n	S		
(your flow sun	nmary)					
Flow Summary Flow Status Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combinational fun Dedicated logic register Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit Total PLLs	actions :	Successful - Tue Jun 29 09 13.0.1 Build 232 06/12/20 FAS FAS Cyclone II EP2C70F896C8 Final 6,398 / 68,416 (9 %) 1,085 / 68,416 (2 %) 1085 554 / 622 (89 %) 0 0 / 1,152,000 (0 %) 46 / 300 (15 %) 0 / 4 (0 %)		b Edition		
		Descrij	otion of	your design		

I implement the architecture on the homework description ,and design a controller – data path architecture. Since there are some tiny deviations at the fft_d1 output, I slightly tune the result, and the result is correct.

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (longest gate-level simulation time in \underline{ns})