## 2021 Digital IC Design Homework 2

Student ID E24066755  Simulation  Functiona 1	On Result  Gate-level simulation time		
Functiona 1 Pass Gate-level simulation Pass	Gate-level		
Pass Gate-level simulation Pass			
		simulation time (ns)	
(your pre-sim result) (your post-sim result)			
Trenscript    4010 data is correct   4011 data is correct   4011 data is correct   4012 data is correct   4013 data is correct   4013 data is correct   4014 data is correct   4015 data is correct   4015 data is correct   4016 data is correct   4017 data is correct   4018 dat			
Synthesis Result			
Total logic elements 70 /	70 / 68,416 ( < 1 % )		
Total memory bit 0 / 1	0 / 1,152,000 ( 0 % )		
Embedded multiplier 9-bit element 0 / 300 (0 %)			
Clock width (Cycle) 22 ns	S		
(your flow summary)			
Flow Summary			
Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combinational functions Dedicated logic registers Total registers Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements 13.0.1 Bui 14.0.1 Bui 15.0.1 Bu	II 64-Bit Version  Name    South   Sou		

## **Description of your design**

本電路為以 booth algorithm 為原理進行乘法運算的電路,共有兩個 input 及一個 output,將兩個 input 相乘輸出作為 output。設計上以組合電路的形式,以一 register P 作為演算法的中間暫存器,並在演算法完成後,捨棄最小 bit 作為輸出結果。

本電路較特殊的設計在於,透過 verilog 的編寫方式進行電話的化簡,將兩個加法器簡化為一個。其實行的方式是增加一個 left register,在原先應該分別為加去和減去被乘數的部分,改為將其取正負,賦值給 left。再將 left 賦值給 P。透過這樣的改寫,可將邏輯元件數量減少近一半,並將 clock width 改進到 22ns。

Scoring = Clock width