### Instructions

18010714 HYO JAE JEON 19012949 TASNAM A D M TANIM 20012763 ASAD AL AZIZ

### Instructions

- \* Computer's language to command the computer hardware.
- \* Vocabulary of Instructions are "Instruction Set"

## Stored Program Concept

- \* Designed by John von Neumann.
- \* Running process
  - \* The executable file is loaded into RAM.
  - \* Among the instructions of the loaded executable file, the first-order instruction is fetched to the CPU.
    - \* The Fetch process proceeds through the import BUS (I/O BUS).
  - \* Commands are decoded (interpreted) by the Control Unit inside the CPU.
  - \* The interpreted commands are executed through ALU (Arithmetic Logic Unit).

## Representing Instructions

	OPcode	Memory Addressing Mode	Operand
Example	ADD	Register Mode	A, B, C
Meaning	Operation Code	Memory Addressing Mode	Address (Registers)

### OPcode / Operand


- \* OPcode
  - \* Operation Code
  - \* Add, Sub, Load, Store ...
- \* Operand
  - \* "Address" of memory / Register

### Addressing modes

- \* Implied Mode
- \* Immediate Mode
- \* Direct Addressing Mode
- \* Indirect Addressing Mode
- \* Register Mode
- \* Register Indirect Mode
- \* Relative Addressing Mode
- \* Indexed Addressing Mode

### Implied Mode

- \* Does not require an address field.
- \* Implicit operand assignment.



### Immediate Mode

\* Specify the operand to actually use in the address field.

Example

LDI 100, R1

Load and Initiate '100' value into Register[R1].

## Direct Addressing Mode

- \* Directly stores the address of the operand in the address field.
- \* Advantage
  - \* Access to memory is done at once.
- \* Disadvantage
  - \* The address space of the memory device that can be accessed is limited.


Example

LDA 600

Load Memory[600] into AC.

## Indirect Addressing Mode

- \* Stores the memory address where the *effective address* is stored in the address field.
- \* Advantages
  - \* Accessible memory address space is determined by the length of words that the CPU can access at one time.
- \* Disadvantage
  - \* Requires memory accesses two time.



### Register Mode

- \* Storing registers containing operands in address fields.
- \* Therefore, the register number is stored in the operand field and there is no effective address.
- \* Advantages
  - \* There are less operand fields.
  - \* Faster access to registers rather than memory.
- \* Disadvantage
  - \* Since the number of registers is limited, it cannot be used indefinitely.



LD R1

Load Register 1 (R1) into AC.

### Register Indirect Mode

- \* Designating a register with the memory address value in which the operand is stored in the address field.
- \* Therefore, in this method, the effective address is the address in the designated register.

Example

LDA (R1)

Load Register 1 (R1)'s Data as Memory Address into AC.

## Relative Addressing Mode

- \* A method of adding the value of the instruction address field to the content of a specific register to calculate the effective address.
- \* Certain registers mainly use PC (Program counter)
- \* Effective address = instruction operand + PC
- \* Advantage
  - \* Concise command configuration possible because it can be expressed with a small number of bits

Example

LDA \$ADRS

 $AC \leftarrow M[ADRS + PC]$ 

## Indexed Addressing Mode

- \* A method of adding the value of the instruction address field to the content of the index register to calculate the effective address.
- \* Effective address = instruction operand + index register

Example

LDA ADRS(R1)

 $AC \leftarrow M[ADRS + R1]$ 

## Signed / Unsigned Numbers

	Range	Difference	Example
Signed Numbers	$-2^{31} \sim 2^{31}$	First Number can be used as sign.	0000 0000 0000 0000 0000 0000 0000 0001 = 1 1000 0000 0
Unsigned Numbers	$0 \sim 2^{32}$	First Number can be used as figure.	$0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$ $= 1$ $1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000$ $= 4294967297$

### MIPS Assembly Language

- \* Sample
  - \* "add a, b, c # The sum of (b) and (c) is placed in a."
    - \* Means add (b), (c) and put their sum value in (a).
  - \* Sharp symbol (#) is comments for human reader.
    - \* Each line of this language can contain at most one instruction.
    - \* Comments always terminate at the end of a line.

# MIPS Operands

Name	Example	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0-\$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast locations for data. In MIPS, data must be in registers to perform arithmetic, register \$zero always equals 0, and register \$at is reserved by the assembler to handle large constants.
2 <sup>30</sup> memory words	Memory[0], Memory[4], , Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers.

## MIPS Assembly Language - Arithmetic

		add	add	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
Arithm	netic	subtract	sub	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
		add immediate	addi	\$s1,\$s2,20	\$s1 = \$s2 + <b>20</b>	Used to add constants

## MIPS Assembly Language - Data Transfer

	load word	l w	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	SW	\$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	1h	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
Date	store half	sh	\$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data transfer	load byte	1b	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
dansici	load byte unsigned	1bu	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb	\$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	SC	\$s1,20(\$s2)	<b>Memory</b> [\$s2 <b>+20]</b> =\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui	\$s1,20	\$s1 = 20 * 2 <sup>16</sup>	Loads constant in upper 16 bits

# MIPS Assembly Language - Logical

	and	and	\$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or	\$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor	\$s1,\$s2,\$s3	\$s1 = ~ (\$s2   \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi	\$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori	\$s1,\$s2,20	\$s1 = \$s2   <b>20</b>	Bit-by-bit OR reg with constant
	shift left logical	s11	\$s1,\$s2,10	\$s1 = \$s2 << <b>10</b>	Shift left by constant
	shift right logical	srl	\$s1,\$s2,10	\$s1 = \$s2 >> <b>10</b>	Shift right by constant

Logical operations	C operators	Java operators	MIPS instructions
Shift left	<<	<<	s11
Shift right	>>	>>>	srl
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit NOT	~	~	nor

## MIPS Assembly Language - Conditional Branch

	branch on equal	beq	\$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne	\$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional	set on less than	slt	\$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
branch	set on less than unsigned	sltu	\$s1,\$s2,\$s3	<pre>if (\$s2 &lt; \$s3) \$s1 = 1; else \$s1 = 0</pre>	Compare less than unsigned
	set less than immediate	slti	\$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu	\$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned

## MIPS Assembly Language - Unconditional Jump

Unconditional	jump	j	2500	go to 10000	Jump to target address
	jump register	jr	\$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal	2500	\$ra = PC + 4; go to 10000	For procedure call


### Synchronization

- \* Parallel execution is easier when tasks are independent, but often they need to cooperate.
- \* If they don't synchronize, there is a danger of a data race, where the results of the program can change depending on how events happen to occur.
- \* In computing, synchronization mechanisms are typically built with user-level software routines that rely on hardware-supplied synchronization instructions.

### Translating and Starting Program

#### Elements

- \* Compiler
- \* Linker
- \* Loader
- \* Dynamically Linked Libraries(DLLs)



### Compiler

- \* A Compiler is primarily used for programs that translate source code from a high-level programming language to a machine level language to create an executable program.
- \* Previously, many operating systems and assemblers were written in assembly language because memories were small, and compilers were inefficient.
- \* Optimizing compilers today can produce assembly language programs nearly as good as an assembly language expert, and sometimes even better for large programs.

### Assembler

- \* An assembler is a program that takes basic computer instructions and converts them into a pattern of bits that the computer's processor can use to perform its basic operations. Some people call these instructions assembler language and others use the term assembly language.
- \* Assembler in assembly language simplifies the translation and programming.
- \* Common variations of machine language instructions, which assemblers can use as their own is called pseudoinstructions.
- \* pseudoinstructions give MIPS a richer set of assembly language instructions than those implemented by the hardware.

### Assembler

- \* Assemblers keep track of labels used in branches and data transfer instructions in a symbol table. As you might expect, the table contains pairs of symbols and addresses.
- \* Symbol table A table that matches names of labels to the addresses of the memory words that instructions occupy.
- \* The table contains pairs of symbols and addresses

### Assembler

The object file for UNIX systems typically contains six distinct pieces:

- \* The object file header describes the size and position of the other pieces of the object file.
- \* The text segment contains the machine language code.
- \* The static data segment contains data allocated for the life of the program.
- \* The relocation information identifies instructions and data words that depend on absolute addresses when the program is loaded into memory.
- \* The symbol table contains the remaining labels that are not defined, such as external references.
- \* The debugging information contains a concise description of how the modules were compiled so that a debugger can associate machine instructions with C source files and make data structures readable.

### Linker

A systems program that combines independently assembled machine language programs and resolves all undefined labels into an executable file.

- \* There are three steps for the linker:
  - Place code and data modules symbolically in memory.
  - II. Determine the addresses of data and instruction labels.
  - III. Patch both the internal and external references.
- \* The linker produce an executable file which has a similar format type as an object file

### Loader

A systems program that places an object program in main memory so that it is ready to execute.

The loader follows these steps in UNIX systems:


- \* Reads the executable file header to determine size of the text and data segments.
- \* Creates an address space large enough for the text and data.
- \* Copies the instructions and data from the executable file into memory.
- \* Copies the parameters (if any) to the main program onto the stack.
- \* Initializes the machine registers and sets the stack pointer to the first free location.
- \* Jumps to a start-up routine that copies the parameters into the argument registers and calls the main routine of the program. When the main routine returns, the start-up routine terminates the program with an exit system call.

### DLL

Dynamically Linked Libraries (DLLs) Library routines that are linked to a program during execution.

- In the initial version of DLLs, the loader ran a dynamic linker, using the extra information in the file to find the appropriate libraries and to update all external references.
- \* The lazy procedure linkage version of DLLs, where each routine is linked only after it is called.


### DLL



### Starting a JAVA Program

- \* Java was invented with a different set of goals. One was to run safely on any computer, even if it might slow execution time.
- \* Rather than compile to the assembly language of a target computer, Java is compiled first to instructions that are easy to interpret: the Java bytecode instruction set.
- \* Like the C compiler, the Java compiler checks the types of data and produces the proper operation for each type.

### Start a JAVA Program



## Advantages

- \* Ease of writing an interpreter
- \* Better error messages
- \* Smaller object code
- \* Machine independence

## Array VS Pointer

#### \* Example

```
clear1(int array[], int size)
{
   int i;
   for (i = 0; i < size; i += 1)
       array[i] = 0;
}
clear2(int *array, int size)
{
   int *p;
   for (p = &array[0]; p <
   &array[size]; p = p + 1)
       *p = 0;
}</pre>
```

\* Clear1 uses array, while clear2 uses pointers.

### JAVA and C

- \* People used to be taught to use pointers in C to get greater efficiency than that available with arrays: "Use pointers, even if you can't understand the code."
- \* Modern optimizing compilers can produce code for the array version that is just as good.
- \* Most programmers today prefer that the compiler do the heavy lifting.

## ARM processor

	ARM	MIPS
Date announced	1985	1985
Instruction size (bits)	32	32
Address space (size, model)	32 bits, flat	32 bits, flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Integer registers (number, model, size)	15 GPR × 32 bits	31 GPR × 32 bits
1/0	Memory mapped	Memory mapped

# Instructions in ARM processor

	Instruction name	ARM	MIPS
	Add	add	addu, addiu
	Add (trap if overflow)	adds; swivs	add
	Subtract	sub	subu
	Subtract (trap if overflow)	subs; swivs	sub
	Multiply	mul	mult, multu
	Divide	_	div, divu
	And	and	and
Register-register	Or	orr	or
	Xor	eor	xor
	Load high part register	_	lui
	Shift left logical	Isl <sup>1</sup>	sllv, sll
	Shift right logical	Isr <sup>1</sup>	srlv, srl
	Shift right arithmetic	asr <sup>1</sup>	srav, sra
	Compare	cmp, cmn, tst, teq	slt/i, slt/iu
	Load byte signed	Idrsb	lb
	Load byte unsigned	ldrb	lbu
	Load halfword signed	ldrsh	lh
	Load halfword unsigned	ldrh	lhu
	Load word	ldr	lw
Data transfer	Store byte	strb	sb
	Store halfword	strh	sh
	Store word	str	sw
	Read, write special registers	mrs, msr	move
	Atomic Exchange	swp, swpb	II;sc

Addressing mode	ARM v.4	MIPS
Register operand	X	X
Immediate operand	X	X
Register + offset (displacement or based)	X	X
Register + register (indexed)	X	_
Register + scaled register (scaled)	X	_
Register + offset and update register	X	_
Register + register and update register	X	<del>_</del>
Autoincrement, autodecrement	X	_
PC-relative data	X	

### Stored Program Computer Principles

- \* Fallacy: More powerful instructions mean higher performance.
- \* Fallacy: Write in assembly language to obtain the highest performance.
- \* Fallacy: The importance of commercial binary compatibility means successful instruction sets don't change.

- \* Pitfall: Forgetting that sequential word addresses in machines with byte addressing do not differ by one.
- \* Pitfall: Using a pointer to an automatic variable outside its defining procedure.

### Design Principles

- \* Simplicity favors regularity.
- \* Smaller is faster.
- \* Make the common case fast
- \* Good design demands good compromises.

### Source

\* COMPUTER ORGANIZATION AND DESIGN (4th Edition)

David A. Patterson, John L. Hennessy