

RealPlum Datasheet Rev 0.3





1 REVISION HISTORY

Table 1 Revision History

Rev#	Date	Action	Ву
0.3	12/27/2018	First draft for A0 version.	JackZhu
0.2	02/18/2019	Updated ESD data.	JackZhu
0.3	09/03/2019	Updated the contents related to B0 revision.	JackZhu





2 TABLE OF CONTENTS

1	REV	ISION HISTORY	2
2	TAB	LE OF CONTENTS	3
3	LIST	OF TABLES	4
4	LIST	OF FIGURES	5
5	SYS	TEM OVERVIEW	6
		cation Block Diagram	
		age overview and Pin Description	
		Package Outline	
		Part Number	
		n descriptions	
		Pin state upon Power-on Reset	
6	ELEC	CTRICAL CHARACTERISTICS	14
	6.1 Abso	lute Maximum Ratings	14
		rical Characteristics	
		nt Consumption	
7		MORY DESCRIPTION	
	7.1Top L	evel Memory MAP	25
	7.2 Regis	ter Descriptions	28
		Clock & Reset Generator	
		Power Management Unit	
		Event Hold Control	
		NakeUp Interrupt Controller	
		Natchdog Timer	
		Pulse width modulation	
		IN Slave Controller	
		ADC Controller	
		/O Configuration & DFT pin control	
		System configuration and retention memory	
		GPIO bit control & configuration	
		Block Transfer Engine	
	7.2.14 (General purpose timer0	104
	7.2.15	General purpose timer1	105
		General purpose timer 2	
		MCU Watchdog Timer	
	7.2.18 F	Flash Programming/Erase Control	109
8	DFV	ICE FUNCTIONAL DESCRIPTION	117

Datasheet



8.1 MC	U Features	117
8.1.1	MCU Core	
8.1.2	System Memory (SRAM)	
8.1.3	Flash Non Volatile Memory	
8.1.4	Interrupt vectors	
8.1.5 8.1.6	Interrupt Enabling/Disabling Process	
8.1.7	Systick Timer	
8.1.8	Timers (0, 1 and 2)	
8.1.9	Watch Dog Timer	
8.1.10	MCU Core to ASIC interface	
8.2 Clo	ck and Reset System	123
8.2.1	Clock Generation	
8.2.2	Reset	123
8.3 Ana	alog Features	125
8.3.1	PMU and Load Dump Protect circuits	125
8.3.2	LIN Transceiver	
8.3.3	LED Driver Stage	
8.3.4	House Keeping SAR ADC	
8.3.5 8.3.6	Over and Under Voltage detection (VBAT) Temperature monitor	
8.3.7	Over Temperature detection	
	ital Features	
8.4.1	LIN controller	
8.4.2	ASIC Watchdog Timer	
8.4.3	LED PWM	
8.4.4	Sleep Mode	137
8.4.5	Wake up Mode	
9 BC	DMNO	120
9 50	/IVI	130
10 EF	RATA	138
10.1	ADC continuous mode IRQ handling	138
	Over voltage Detector	
10.2	over voltage Detector	139
3 Lis	T OF TABLES	
Table 1	Revision History	2
Table 2	QFN20 package dimension	10
Table 3	Pin List	12
Table 4	Absolute Maximum Ratings, Voltages Referenced to ground	14
Table 5	Electrical Characteristics	16

Datasheet



Table 6 : Current Consumption	24
Table 7 : Top Level Memory Map	25
Table 8 Interrupt Vector	118
Table 9 BOR Trigger Level [* reset default]	124
Table 10 Tempsensor Output voltage vs Junction Temp	
Table 10 ID bits and number of bits	131
Table 11 LIN Inactivity Time	131
Table 12 LIN Wake-Up Repeat Time	132
Table 13 Bit Timing Related Registers	132
Table 14 Sample value for setting up bit timing registers	133
4 LIST OF FIGURES	
Figure of Contents	
Figure 1 IC block diagram with external components	8
Figure 2 Package Outline	9
Figure 3 Pin Configuration	
Figure 4 LIN timing Diagram	
Figure 5 LIN AC Test Circuit	24
Figure 6 System Reset sources (Reset active LOW)	124
Figure 7 Load Dump Protect	125
Figure 8 LED Driver Concept	126
Figure 9 ADC synchronization with PWM	
Figure 10 ADC read channels sequence triggered by PWM posedge	128
Figure 10 ADC read channels sequence triggered by PWM negedge	128
Figure 11 Lin System	130



5 System Overview

"RealPlum" IC is an automotive LED lighting integrated device that combines together a 32bit MCU (Cortex M0) with a power management unit capable of handling 45V Load dump from the car battery, 3 high voltage constant current open drain IO with PWM, a LIN slave transceiver supporting LIN auto-addressing, a LIN master transceiver for extension and an integrated 10 bit ADC for monitoring, aging and temperature compensation purpose.

- Full automotive qualification AEC-Q100 Grade1
- CPU architecture:
 - o ARM Cortex M0 processor
 - System Tick Timer (Systick, 24bits, interruptible)
 - Serial Wire Debugger (ARM)
 - o Built-in Nested Vectored Interrupt Controller (NVIC)
 - Programmable Watch-Dog Timer
 - o 3 programmable timers
- Memory:
 - o 64kBytes of Flash Program Memory, 10 years retention in automotive environment
 - 16kBytes of SRAM
- Peripherals/Digital Features
 - Clock and Reset Manager
 - RCO: system and always on (wake up support)
 - Reset POR and BOR (no external reset)
 - One SAE J2602 LIN Slave Controller and Transceiver
 - Supports LIN auto-addressing through an internal LIN switch.
 - One SAE J2602 LIN Master Controller and Transceiver
 - Only available when the internal LIN switch is not used.
 - Watch dog timer (ASIC side)
 - 3x16bits PWM required to control LED current driver, with independent prescaler and 16bit timer.



- Peripherals/Analog Features:
 - o 3 Programmable 45mA max constant current / high voltage IO open drain
 - Temperature Sensor/Monitor with ADC
 - o Battery voltage detection and monitoring
 - o Hardware over temperature protection
 - o 10 bits SAR ADC with 11 channels
 - Buffered bandgap voltage
 - Junction Temperature
 - Forward voltages of 3 external LEDs
 - GPIO1, GPIO2, GPIO3, GPIO4
 - One accurate VBAT channel
 - MCU Core Voltage
 - Integrated voltage regulators
 - LDO 3.3Vout (ASIC Core and IO supply + MCU I/O)
 - LDO 1.5VOut (MCU Core/Flash)



5.1 APPLICATION BLOCK DIAGRAM




Figure 1 IC block diagram with external components

Note: The application block diagram does not include components used to qualify the system against ISO7637-2/-3.



5.2 PACKAGE OVERVIEW AND PIN DESCRIPTION

5.2.1 Package Outline

QFN20, 4x4 mm body size, 0.5 mm lead pitch.




Figure 2 Package Outline




		SYMBOL		MILLIMETER	₹	
DESCRIPTION	DESCRIPTION		MIN	NOM	MAX	
TOTAL THICKNESS		А	0.80	0.85	0.90	
STAND OFF		A1	0.00	_	0.05	
MOLD THICKNESS		A2	0.60	0.65	0.70	
L/F THICKNESS		A3		0.203 REF	-	
LEAD WIDTH		b	0.20	0.25	0.30	
BODY SIZE	X	D	3.95	4.00	4.05	
BODY SIZE	Υ	E	3.95	4.00	4.05	
LEAD PITCH		е	0.5 BSC			
EP SIZE	Х	D1	2.65	2.70	2.75	
EF SIZE	Υ	E1	2.65	2.70	2.75	
LEAD LENGTH		L	0.35	0.40	0.45	
LEAD EDGE TO PKG	EDGE	Z		0.875 RE	F	
	Tolerance	of form and	position			
PACKAGE EDGE TOLERANCE	0.1					
MOLD FLATNESS	0.1					
COPLANARITY ccc			0.08	3		
LEAD OFFSET ddd		0.1				
EXPOSED PAD OFFSET	eee		0.1			

Table 2 QFN20 package dimension

5.2.2 Part Number

Part Number: iND83205

Package Branding:





5.3 IO PIN DESCRIPTIONS




Figure 3 Pin Configuration



Table 3 Pin List

#	Pin Name	Туре	Voltage	Direction	Description
1	VDD3V3	Supply	3.3V	n/a	Connect to the external 10uF capacitor. Also used for debugger detection.
2	VDD1V5	Supply	1.5V	n/a	Connect to the external 4.7uF capacitor.
3	GPIO1	GPIO	VDD3V3	I/O	General purpose IO
4	GPIO2	GPIO	VDD3V3	I/O	General purpose IO
5	GPIO3	GPIO	VDD3V3	I/O	General purpose IO
6	GPIO4	GPIO	VDD3V3	I/O	General purpose IO
7	NC				
8	VBAT	Supply	Vehicle Power	n/a	
9	LIN_OUT	10	Pulled up to Vehicle Power	I/O	J2602 LIN 2.x
10	LIN_IN	10	Pulled up to Vehicle Power	1/0	J2602 LIN 2.x
11	EPAD/VSS/GND	Supply	GND	n/a	Ground
12	HVIO2/LED2	Output	Vehicle Power	Analog	
13	HVIO1/LED1	Output	Vehicle Power	Analog	High Voltage Open Drain/Collector Current Regulated Sink Firmware controlled current
14	HVIO0/LED0	Output	Vehicle Power	Analog	High Voltage Open Drain/Collector Current Regulated Sink Firmware controlled current
15	VSS	Supply	GND	Analog	Bonding with ground plane
16	NC				
17	VSS	Supply	GND	Analog	Bonding with ground plane
18	SWDIO	GPIO	VDD3V3	I/O	ARM debugger data. Integrated weak pull up.



#	Pin Name	Туре	Voltage	Direction	Description
19	SWDCLK	GPIO	VDD3V3	Input	ARM debugger clk. Integrated weak pull down.
20	NC				
*	EPAD	Supply	GND	n/a	Ground

^{*}GND pin is the thermally significant pin

5.3.1 Pin state upon Power-on Reset

• Unless otherwise noted, all pins default to tristate/Isolation mode (Hi-Z) upon power-on reset.





6 ELECTRICAL CHARACTERISTICS

6.1 ABSOLUTE MAXIMUM RATINGS

Table 4 Absolute Maximum Ratings, Voltages Referenced to ground

Names	Conditions	Min.	Max.	Unit
VBAT	No damage, t<500ms	-0.3	+45	V
VBAT	No damage, t<5min	-0.3	+28	V
VBAT	No damage, t<5ms	-1.1		٧
VBAT	No damage, t<20ns	-4.0		V
VBAT	No damage, ISO 7637-2 pulse 1, VBAT=13.5V, TA=23°+/-5C, test pulse applied to VBAT via reverse polarity diode and more than 2uF capacitor	-100		V
VBAT	No damage, ISO 7637-2 pulse 2 VBAT=13.5V, TA=23°+/-5C, test pulse applied to VBAT via reverse polarity diode and more than 2uF capacitor		+50	V
VBAT	No damage, accept ISO 7637-2 pulses 3A, 3B, VBAT=13.5V, TA=(23+/-5)°C, test pulse applied to VBAT via reverse polarity diode and more than 2uF capacitor	-150	+100	٧
VBAT	No damage, ISO 7637-2 pulses 5b VBAT=13.5V, TA=(23+/-5)°C, test pulse applied to VBAT via reverse polarity diode and more than 2uF capacitor		+45	V
LIN	No damage, t<500ms	-40	+40	V
LIN	No damage, ISO 7637-2 pulse 1 VBAT=13.5V, TA=23°+/-5C, test pulse applied to LIN via 1nF capacitor	-100		V
LIN	No damage, ISO 7637-2 pulse 2 VBAT=13.5V, TA=23°+/-5C, test pulse applied via 1nF capacitor		+75	V



LIN	No damage, ISO 7637-2 pulses 3A, 3B VBAT=13.5V, TA= (23+/-5) °C, test pulse applied via 1nF capacitor	-150	+100	V
HVIO	No damage, t<500ms	-0.3	+45	V
HVIO	No damage, t<5min	-0.3	+28	V
HVIO	No damage, t<5ms, voltage applied on the anode side of the LED, current sink open (LED Off)	-1.1		V
HVIO	No damage, t<20ns, voltage applied on the anode side of the LED, current sink open (LED Off)	-4		V
GPIO1, GPIO2, GPIO3, GPIO4, SWDCLK, SWDIO		-0.3	3.6	V
VBAT/LIN_IN/ LIN_OUT to GND	ESD HBM	-6	+6	kV
All pins except VBAT and LIN	ESD HBM	-2	+2	kV
All pins	ESD CDM	-750	+750	V
Storage Temp		-55	+150	°C

Note: Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. The absolute maximum ratings provided in the table above are limiting values that do not lead to a permanent damage of the part. But functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



6.2 ELECTRICAL CHARACTERISTICS

Table 5 Electrical Characteristics

Parameter	Conditions	Min.	Тур.	Max.	Unit
Operating ambient Temperature		-40	25	125	°C
Operating Junction Temperature		-40	25	125	°C
Package Thermal Resistance	Junction to Board (ThetaJB)		30		K/W
VBAT		6	13.5	18	V
IO Supply (VDD3P3)		3.0	3.3	3.6	V
ASIC Core Supply (VDD3P3)		3.0	3.3	3.6	V
MCU Core Supply	MCU Core Supply including SRAM and Flash	1.35	1.5	1.65	V
Flash Memory					
Sector Endurance		20k			cycles
Data Retention	@25degC	100			Years
Data Retention	@85degC	25			Years
SRAM					
Min Retention Voltage	Minimum Retention Voltage below which SRAM data are not guaranteed.	1.08			V
Clocks					
System RC Oscillator Frequency		8		16	MHz
System RC Oscillator Accuracy	16MHz	-5		5	%
System RC Oscillator start up time			10		us
Auxiliary clock	Used in SLEEP mode		10		kHz



Parameter	Conditions	Min.	Тур.	Max.	Unit
POR/BOR					
POR (VDD3P3)		1.8		2.1	V
BOR VDD3P3	200mV window, steps every 100mV (2.3 to 3.2V)	2.3		3.2	V
BOR VDD1P5	Max Value at which system resume operation			1.6	V
Battery Monitor					
	Analog Comparator	4.5	5.0	5.5	V
Under Voltage Threshold	Generates interrupt to MCU except in SLEEP mode (disabled feature)	5.5	6.0	6.5	V
		6.5	7.0	7.5	V
		7.5	8.0	8.5	V
		8.5	9.0	9.5	V
Under Voltage hysteresis	Includes digital debounce ~50ms	0.1	0.3	0.4	V
Under Voltage Digital debounce time	Programmable, 10ms steps	10	30	60	ms
Over Voltage Threshold	Analog Comparator, generates interrupt to MCU except in SLEEP mode (disabled feature)	17	18	19	V
Over Voltage Hysteresis		0.5	0.6	0.8	V
Current Source HVIO(LED	0)				
HVIO voltage	minimum voltage to ensure current regulation			1.6	V
Sink Current	VBAT>6V	0.1		45	mA
Sink Current step size			100		uA
Sink Current Error	Ta=25degC	-7		+7	%
Temperature Drift			-0.025		%/K
HVIO switch resistance	Guaranteed by design	53			Ω
Over Temperature Moni	tor				



Parameter	Conditions	Min.	Тур.	Max.	Unit
Overtemp Threshold	Analog Comparator, generates interrupt or reset to MCU.	100		150	degC
Overtemp hysteresis		-10			degC
Temperature Sensor					
Temperature range	The MCU is in charge to pull the ADC related data from temperature sensor.	-40		150	degC
Temperature Accuracy		-10		+10	degC
Active current			20		uA
Wake Up					
TWAKEUP	LIN or GPIO1/2/3/4			150	us
Wake Up Timer	Wakeup Time = 2^(WUT_TAPSEL)/10kHz clock WUT_SEL=0 to 15, default 0	0.1		3276.8	ms
ASIC Watchdog timer					
Timeout	Setting 1 Setting 2 Setting 3 Setting 4 (default)		26 102 810 13170		ms
SAR ADC					
Resolution			10		bits
Conversion Speed	17 cycles per conversion (4 cycles for S/H and 13 cycles for conversion)			200	ks/s
ADC Clock	16MHz RC clock divided by 4			4	MHz
INL	Guaranteed by design	-2		2	LSB
DNL	Guaranteed by design	-1		1	LSB
TCURR	Minimum time to wait after the positive edge of the sync input before starting the 1st conversion of the sequence to cover ADC input buffer transient time.	2		4	us



Parameter	Conditions	Min.	Тур.	Max.	Unit
	Programmable Value (TCURR+1)x250ns, TCURR=7 to 15				
TGUARD	Minimum guard time during which there is no channel input selected. (TGUARD+1)x250ns Programmable Value, default 1us	0.25	1	4	ns
TCHNL	Minimum time to wait after TGUARD time to start a new ADC conversion. Programmable Value (TCHNL+1)x250ns, TCHNL=7 to 15	2		4	us
Reference voltage	Post Calibration	1.19	1.20	1.21	V
LIN EC specified with VE	BAT=8V to 16V – refer to LIN 2.x spec	ification,	VBUS=L	IN pin/line)
Supply Voltage	supply voltage range	6	13.5	18	٧
IBUS_LIM	Current Limitation for Driver dominant state driver on VBUS = VBAT=16V	40		200	mA
Rslave	Lin Slave Pullup	20	30	60	kΩ
Rmaster	Lin Master Pullup	900	1000	1100	Ω
IBUS_PAS_dom	Input Leakage Current at the Receiver including Pull-Up Resistor driver off VBUS = 0V VBAT= 12V	-1			mA
IBUS_PAS_rec	Driver off, VBUS>VBAT 8V <vbat<16v 8V<vbus<16v< td=""><td></td><td></td><td>20</td><td>uA</td></vbus<16v<></vbat<16v 			20	uA
IBUS_no_GND	Control unit disconnected from ground GND Device = VSUP 0V <vbus<16v< td=""><td>-1</td><td></td><td>+1</td><td>mA</td></vbus<16v<>	-1		+1	mA



Parameter	Conditions	Min.	Тур.	Max.	Unit
	VBAT = 12V Loss of local ground must not affect communication in the residual network. LIN 2.2A				
Device Bus Leakage Current Ground Disconnected	VBAT= VGND=12V, 0V <vbus<18v J2602</vbus<18v 	-100		100	uA
IBUS_no_BAT	VBAT disconnected 0 <vbus<16v, 2.2a="" bus="" can="" condition.="" condition.<="" current="" flow="" has="" lin="" must="" node="" operational="" remain="" sustain="" td="" that="" the="" this="" to="" under="" vbat="0V"><td>9</td><td></td><td>100</td><td>uA</td></vbus<16v,>	9		100	uA
Device Bus Leakage current VBAT disconnected	0V <vbus<18v, vbat="VGND=0V<br">J2602</vbus<18v,>	-23	•	23	uA
BUS_VOL Transmitter dominant voltage	Load 500Ohms, driver open drain active	0.0		0.2	VSUP
BUS_VOH Transmitter recessive voltage	Driver open drain high impedance	0.8		1.0	VSUP
CSLAVE	LIN pin input capacitance Note that LIN 2.2A spec 220pF typ, 250pF max as total node capacitance at the connector including the physical bus driver and all other components including C _{LIN}			35	pF
VBUSdom	Receiver dominant state			0.4	VSUP
VBUSrec	Receiver recessive state	0.6			VSUP
VBUS_CNT	Center point Receiver VBUS_CNT =(Vth_dom+ Vth_rec)/2	0.475	0.5	0.525	VSUP
Vhys	Receiver hysteresis VHYS = Vth_rec -Vth_dom			0.175	VSUP
Trx_pd	propagation delay of receiver			6	us



Parameter	Conditions	Min.	Тур.	Max.	Unit
	C _{RXD} load 20pF (RX output of transceiver, internal node, access in test mode)				
	minimum slew rate for the LIN rising and falling edges is 50V/us				
	symmetry of receiver propagation delay				
	rising edge w.r.t. falling edge				
Trx_sym	C _{RXD} load 20pF	-2		+2	us
	C _{RXD} load 20pF (RX output of transceiver, internal node, access in test mode)				
LIN Timing parameters	s (CBUS ; RBUS): (1nF; 1kΩ) / (6.8nF;66	60Ω) / (1	0nF;500	Ω)	
	THRec(max) = 0.744 x VSUP;				
D1 Duty Cycle	THDom(max) = 0.581 x VSUP;				
(20kbits/s)	VSUP = 7.0V16V; tBit = 50μs;	0.396	•		-
	D1 = tBus_rec(min) / (2 x tBit)				
	THRec(min) = 0.422 x VSUP;				
D2 Duty Cycle	THDom(min) = 0.284 x VSUP;			0.504	
(20kbits/s)	VSUP = 7.6V16V; tBit = 50μs;			0.581	-
	D2 = tBus_rec(max) / (2 x tBit)				
	THRec(max) = 0.778 x VSUP;				
D3 Duty Cycle	THDom(max) = 0.616 x VSUP;	0.44=			
(10.4kbits/s)	VSUP = 7.0V16V; tBit = 96μs;	0.417			-
	D3 = tBus_rec(min) / (2 x tBit)				
	THRec(min) = 0.389 x VSUP;				
D4 Duty Cycle	THDom(min) = 0.251 x VSUP;				
(10.4kbits/s)	VSUP = 7.6V16V; tBit = 96μs;			0.590	-
	D4 = tBus_rec(max) / (2 x tBit)				
tBus_rec(max)-	Δt3, 10.4kbs operation,			45.0	
tBus_dom(min)	low speed mode, J2602			15.9	us
tBus_dom(max)-	Δt4, 10.4kbs operation,			17.20	11.0
tBus_rec(min)	low speed mode, J2602			17.28	us



Parameter	Conditions	Min.	Тур.	Max.	Unit
GPIOs				l	
GPIOVIL	Input Low Voltage			0.3* VDD3P 3	V
GPIOVIH	Input High Voltage	0.7* VDDD 3P3			V
GPIOIOL	Max load current with output voltage=VOL			10	mA
GPIOIOH	Max load current with output voltage=VOLH			10	mA
GPIOVOL	Output Low Voltage			0.4	V
GPIOVOH	Output High Voltage	2.4			V
GPIOPU	Pull Up Resistance			110	kOhm
GPIOPD	Pull Down Resistance			110	kOhm
SWDCLK, SWDIO					
SWDVIL				0.8	V
SWDVIH		2			V
SWDCLKIOL	SWCLK, Max load current with output voltage=VOL			4	mA
SWDCLKIOH	SWCLK, Max load current with output voltage=VOH			4	mA
SWDIOIOL	SWDIO, Max load current with output voltage=VOL			8	mA
SWDIOIOH	SWDIO, Max load current with output voltage=VOH			8	mA
SWDVOL				0.4	V
SWDVOH		2.4			V
SWDPU (SWDIO IO)	Pull Up Resistance	22		110	kOhm
SWDPD (SWDCLK IO)	Pull Down Resistance	22		110	kOhm
SWDVIL				0.8	V



Electrical Characteristics are valid over the full temperature range of Tj = -40°C to +125°C and a supply range of $6V \ge VBAT \le 18V$ unless otherwise noted.

The figure below shows the relation between the propagation delay, the TX thresholds and associated receiver duty cycles. Refer to D1 to D4 duty cycles in the table above for THRec and THDom threshold levels.




Figure 4 LIN timing Diagram






Figure 5 LIN AC Test Circuit

6.3 CURRENT CONSUMPTION

Table 6 : Current Co	onsumption				
Mode	Conditions	Min.	Тур.	Max.	Unit
Normal	Ta=85C, VBAT=18V, RCO=16MHz, full functionality: MCU running, no flash write, LED OFF, ADC ON, VBAT and TEMP monitor ON, WDT ON.			10	mA
Sleep Mode1	Main regulator (3.3V) ON, Load dump protection active. Ta=85degC max, VBAT=13.5V Overvoltage/Undervoltage detection, PWM, LED driver, Tempsensor and ADC are OFF except LIN Switch on and GPIO toggling and wake up timer.	70	85	100	uA
Sleep Mode2	Main regulator (3.3V) ON, Load dump protection active. Ta=85degC max, VBAT=13.5V Overvoltage/Undervoltage detection, PWM, LED driver, Tempsensor and ADC are OFF except one LIN RX on and GPIO toggling and wake up timer.	60	75	90	uA



7 MEMORY DESCRIPTION

7.1 TOP LEVEL MEMORY MAP

The chip uses a unified memory model with a linear address space (Von Neumann architecture) including Flash and RAM memories as well as registers address space. The implementation of the Cortex M0 core uses a high density 64KB Flash cell along with 16KB of SRAM.

Table 7: Top Level Memory Map

Address	Memory	Description
0x0000000 - 0x0000FFFF	Flash	64Kbytes of Flash Memory, user programmable.
0x00010000 - 0x0003FFFF	N/A	Reserved
0x00040000 - 0x000400FF	N/A	Reserved
0x00040100 - 0x000401FF	N/A	Reserved
0x00040200 - 0x1FFFFFF	N/A	Reserved
0x20000000 - 0x20003FFF	SRAM	16Kbytes of SRAM
0x20004000 - 0x4FFFFFF	N/A	Reserved
0x50000000 0x5000003F	CRGA	Clock & Reset Generator
0x50000040 - 0x5000004F	PMU	Power Management Unit



0x50000050 0x5000005F	EVTHOLD	Event Hold Control
0x50010100 0x500101FF	WICA	WakeUp Interrupt Controller
0x50010300 - 0x500103FF	WDTA	Watchdog Timer Registers
0x50010600 - 0x500106FF	PWM	Control (and status) registers for the pulse width modulation waveform generator.
0x50010700 0x500107FF	LINS	LIN slave interface registers
0x50010800 - 0x50010BFF	LINM	LIN master interface registers
0x50010D00 0x50010DFF	ADC	ADC Control
0x50011000 - 0x50011FFF	IOCTRLA	I/O configuration and DFT pin control
0x50012000 - 0x50013FFF	SYSCTRLA	System configuration and retention memory
0x50018000 - 0x5001FFFF	GPIO	GPIO bit control and configuration
0x50000080 0x500000FF	ВТЕ	Block Transfer Engine registers
0x50020000 - 0x50020007	TIMERO	General purpose timer 0
0x50020008 0x5002000F	TIMER1	General purpose timer 1
0x50020010 - 0x50020017	TIMER2	General purpose timer 2



0x50020018 0x5002001F	1	WDT1	The watchdog timer that is local to the MCU
0x50020020 0x5002005F	ı	Flash	Flash Programming/Erase Control
0x50020048 0xDFFFFFFF	ı	N/A	Reserved
0xE0000000 0xE00FFFFF	1	Private peripheral bus	ARM peripherals
0xE0100000 0xEFFFFFFF	1	N/A	Reserved
0xF0000000 0xF0001FFF	ı	System ROM tables	ARM core IDs
0xF0002000 0xFFFFFFFF	_	N/A	Reserved



7.2 REGISTER DESCRIPTIONS

7.2.1 Clock & Reset Generator

	<u>CRG</u>	<u>A</u>
Address	Register Name	Description
0x50000000	<u>LFCLKCTRL</u>	Low frequency clock control
0x50000004	SYSCLKCTRL	System clock control
0x50000008	RESETCTRL	Reset control
0x5000000C	BORACTION	BOR action
0x50000010	BORCONFIG	BOR configuration
0x50000014	WDTACTION	Watchdog action
0x50000018	LFCLKKILL	Low frequency clock kill
0x5000001C	<u>CPCLKCTRL</u>	Charge pump clock control
0x50000020	OVTEMPACTION	OVTEMP action
0x50000024	OVTEMPCONFIG	OVTEMP configuration

7.2.1.1 LFCLKCTRL

0x5000000	LFCLKCTRL	^
Low frequency clock control.		



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0
#	Field N		Field Description														Wie	-la-la	Access		D.	set									
**	rieia iv	am	е							-iu		, C ,	,													VVIC	atn	ACC	ess	Ke	sei

7.2.1.2 SYSCLKCTRL

0x500	00004															SYS	SCI	LK	CTI	RL												^
System	clock co	ntr	ol.																													_
31	30	29	28	27	2	6 2	5 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-		-	-	-	-	-	_	·	-	F1	.6	-	-	-	-	-	-	-	F8	-	-	-	-	-	-	F1	F0
#	Field Name									Field Description												Wi	dth	Acc	ess	Re	set					
F16	DIVSYSCLK										ock	wh No I Div Div	en Divi by 2 by 4	1.	g fa	st c	sci	late	or		itio	on	the	sys	tem	า	2		rw		0x0	
F8	SYSCLK		Clock select. Used to switch between the fast and slow system clocks 0x0: Slow clock (10 KHz) 0x1: Fast clock (16 MHz)													1		rw		0x0												
F1	HFRCS	ΓS		>						Fast oscillator status. Will be high when the 16MHz oscillator is enabled														1		ro		0x0				
FO	HERIXIX													e thedoutperson	it). out ee C	scil Eve is o LKS	lato n th nly EL.	r to loug use This	sta gh d	art	1		rw		Oxt	0						



7.2.1.3 RESETCTRL

0x500	00008	RESETCTRL			<u>^</u>
Reset c	ontrol.				
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4	3 2	1 0
-	F24 -	F16 - F14F13F12 - F10 - F8 - F6	F5 F4	- F2	- F0
#	Field Name	Field Description	Width	Access	Reset
F24	SOFTRSTREQ	Soft reset request. Set to trigger a soft reset of Iceblue Autoclear: inlcudes a synchronous reset signal which clears the register on the cycle following write.	1	wo	0x0
F16	HARDRSTREQ	Hard reset request. Set to trigger a hard reset of Iceblue	1	wo	0x0
F14	OVTEMPFLAGCLR	OVTEMP flag clear. Set to clear the OVTEMP flag	1	wo	0x0
F13	WDTFLAGCLR	WDT flag clear. Set to clear the WDT flag	1	wo	0x0
F12	BOR1V5FLAGCLR	BOR 1v5 clear. Set to clear the 1.5V brownout detected flag	1	wo	0x0
F10	BOR3V3FLAGCLR	BOR 3v3 clear. Set to clear the 3.3V brownout detected flag	1	wo	0x0
F8	PORFLAGCLR	POR flag clear. Set to clear the POR flag	1	wo	0x0
F6	OVTEMPFLAG	Over Temp Violation flag. Set by the hardware when the over temp condition is detected.	1	ro	N/A
F5	WDTFLAG	Watchdog bark flag. Set by the hardware when the watchdog barks.	1	ro	N/A
F4	BOR1V5FLAG	BOR 1v5 flag. Set by the hardware when a brownout of the 1.5V supply is detected.	1	ro	0x0



F2	BOR3V3FLAG	BOR 3v3 flag. Set by the hardware when a brownout of the 3.3V supply is detected.	1	ro	0x0	
F0	PORFLAG	Power on reset flag. Set by the hardware during power-on reset	1	ro	N/A	

7.2.1.4 BORACTION

0x500	0000C	BORACTION		^
BOR ac	ion.			
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1	1 0
F31	F23	F	4	F0
#	Field Name	Field Description Wi	dth Access R	Reset
F31	BOR_1V5_LOCK	Set Only bit. Set this bit to lock BOR_1V5_ACTION & BOR_1V5_THRESH bits.	rw 0	0x0
F23	BOR_3V3_LOCK	Set Only bit. Set this bit to lock BOR_3V3_ACTION & BOR_3V3_THRESH bits.	rw 0	0x0
F4	VDD1V5	BOR 1v5 action. Defines the consequences of brownout condition on the 1v5 supply being detected by the hardware. 0x2: No action 0x1: IRQ generated 0x0: Hard reset generated	rw 0	0x0
FO	VDD3V3	BOR 3v3 action. Defines the consequences of brownout condition on the 3v3 supply being detected by the hardware. 0x2: No action 0x1: IRQ generated 0x0: Hard reset generated	rw 0	0x0



7.2.1.5 BORCONFIG

/.2.1.5	BOR	CON	IFIG																											
0x500	00010												ВС) F	RCO	NF	IC	G												^
BOR co	nfigurati	on.																												
31	30	29	28 27	7 2	26 25	24	23	22	21	20	19	18 1	7 16	1	15 14	13	1	L2 1	1	10	9	8	7	6	5	4	3	2	1	0
-	-	- F	28 -		- -	F24	-	-	-	-		F16				-				-	-	-	-	-	-	-		F)	
#	Field N	ame						Fi	eld [Des	crip	otion													Wi	dth	Acc	ess	Rese	et
F28	BORBIA	\SOV	ERRII	DE	SEL			te er B(0x 0x	st bi nable DR_F :0: F :1: O	it w e sig REF_ unc Over	hic na _EN tio rid	erride h can l. Set NA reg nal M e Moo	be u 1 to giste ode de- U	e r t	ed to nable test b	ove the it.	err e u	ride use	th of	e B the	OR	bia	ıs		1		rw		0x0	
F24	BORBIA	ASOV	ERRII	DE	ENA			bi	t wh	ich	caı	erride n be u to en	sed	tc	o over	ride	e t	the	ВС	R b	ias				1		rw		0x1	
F16	BOR1V	STHP	RESH					le* 0x		or t .31\.34\.37\.40\.44\.51\.56\.60\.64\.69\.74\.80\.92\.06\	he / / / / / / / / / / / / / / / / / / /	eshold 1v5 r				BC BC	DR	thr	es	hol	d v	olta	age		4		rw		0x3	
F0	BOR3V	3THF	RESH					le ^x 0x 0x		or t .16\ .22\ .29\	he / / /	esholo 3v3 r				e BC	OR	R thr	es	hol	d v	olta	ige		4		rw		0x6	



0x4: 2.43V		
0x5: 2.51V		
0x6: 2.59V		
0x7: 2.68V		
0x8: 2.78V		
0x9: 2.89V		
0xa: 3.00V		
0xb: 3.12V		
0xc: 3.25V		
0xd: 3.55V		
0xe: 3.91V		
0xf: 4.35V		

7.2.1.6 WDTACTION

0x500	00014													1	NΕ)T	AC	TIC	N												^
Watch	dog actio	n.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	•	-	-	-	-	-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	F0
#	Field N	am	e						Fi	eld	Des	scri	ptio	n												Wi	dth	Aco	ess	Re	set
FO	WDTAG	CTIC	ON						w Ox		ndo RQ	g b ger	ark nera	beii ted	ng c	lete	cte			-	ence ardv					1		rw		0x	1

7.2.1.7 LFCLKKILL

0x500	00018														LI	FCI	LKł	(IL	L												^
Low fre	equency	cloc	k ki	II.																											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0
#	Field N	am	е						Fie	eld	Des	scri	otio	n												Wie	dth	Acc	ess	Re	set
F0	KILLLFR	RC										RC (_		s bit	t ga	tes	the	low	1		1		rw		0xi	0

7.2.1.8 CPCLKCTRL

7.2.1.0	CICL	.ivc		_																											
0x500	0001C														СР	CL	.KC	TF	RL												^
_	pump cl pump cl												char	rge	pur	mp	clo	ck g	ate	use	th:	e sy	ste	m c	locl	c as t	he cl	ock s	sourc	e. Th	ne
31	30	29	28	27	26	6 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-(-	-	-	-	-	-	-	-	-	-	-		F4		-	-	F1	F0
#	Field N	am	е						Fi	eld	Des	crij	ptio	n												Wi	dth	Acc	ess	Res	set
F4	PMUCF	PMU charge pump divider select. Selects the dividence value for the PMU Charge Pump Clock. Ox0: No Division. Full Clock speed. Ox1: Div by 2. Ox2: Div by 4. Ox3: Div by 8. Ox4: Div by 16. Ox5: Div by 32. PMU charge pump override register. If the														le		3		rw		0x2	2								
F1	PMUCF	PRE	G						ы	MU_	_CP_	SE	pur L bit	is	higl	h, s	etti	ng t				en	able	e th	e	1		rw		0x0)
FO	PMUCF	PSEI	-						th Ox tw 'b Hi ar Ox us	ie ei vo s ring igh l id # v1: 1	nabl The I ourd S-up, Freq 2 so The v	e s PM ces /ac ue ure vali	purignally characteristics by controls the controls by the control by the controls by the control by the cont	l to narg defa ' sta Osc oust f th	the ge pault ates illa be ne P	e Ploum : 1. s (i.e tor act ML le s	MU The e. h bei ive J_Cl igna	cha lock e PN ard ng a P_R	irge k ga VIU war acti EG n th	te i state d ve *	mp s er e n rive No d is MU	clo labl nacl n) 2 te* wh	ck g ed nine 2. T bot at is	gate by e he th#	:. :1	1		rw		0x0)



clock to be driven even with the slow RC oscillator		
(10KHz).		

7.2.1.9 OVTEMPACTION

7.2.1.9	OVTI	ΕM	PA	CT	101	N																									
0x500	00020													ΟV	/TE	EM	P <i>F</i>	AC1	ГΙО	N											^
OVTEN	IP action																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F31	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	4	-	-	-	-	-	-	.	F	0
#	Field N	am	e						Fi	eld	Des	crip	otio	n												Wi	dth	Ac	cess	Re	set
F31	OVTEN	1P_I	LOC	K					Se	t O	nly	bit.	Set	thi	s bi	it to	loc	ck O	VTE	МР	rel	ate	d bi	ts.		1		rw		0x0	0
FO	OVTEM	1P							0\ 0x 0x	/er 1 (2: N (1: I	tem No a RQ	p co action gen	ond on nera	itio ted	n d		cte				ons	-		ces	of	2		rw		Oxí	0

7.2.1.10 OVTEMPCONFIG

0x500	00024													OV	/TE	M	PC	10:	۷F	IG											^
OVTEM	IP config	urat	tior	n.																											
31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	F25	F24	۱ -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		F)	
#	Field N	lam	e						Fie	eld	Des	crip	otio	n												Wi	dth	Acc	ess	Res	et
F25	DISTEN	ΛPS	EN:	S					Te O\	mp /TE	le To erat MP_ erat	ure _EN	e Se IA i:	ensc s cle	r a earr	nalo ed.	og c No	ircu tice	iit o	nly at tl	if ne ir	nter	nal			1		rw		0x0	1
F24	OVTEN	/IPEI	NA						O۷	/er	Гem	p N	1on	itor	En	able	e bit	t.								1		rw		0x0	



FO OVTEMPLEVEL FO OVTEMPLEVEL	FO	OVTEMPLEVEL	0x2: 110C 0x3: 115C 0x4: 120C 0x5: 125C 0x6: 130C 0x7: 135C 0x8: 140C 0x9: 145C 0xa: 150C 0xb: 150C 0xc: 150C 0xc: 150C 0xe: 150C
--	----	-------------	---

7.2.2 Power Management Unit

<u>PMUA</u>				
Address	Register Name	Description		
0x50000040	CTRL	Control		
0x50000044	DEBUG	Debug		
0x50000048	DWELL	Dwell		
0x5000004C	<u>VBAT</u>	VBAT Monitor Register		

7.2.2.1 CTRL



0x500	00040															C	ΓR	L													^
Control																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F3	-	F1	F0
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
F3	FASTM	Fast MCU Power On. Set to enable VDD1V5 LDO during hibernate mode for fast mcu power on sequennce. C to disable VDD1V5 LDO during hibernate mode for saving power. Fast boot. Set to enable used of the fast clock during															. Cl	_	1		rw		0x:	1							
F1	FASTBO	hibernate mode for fast mcu pow to disable VDD1V5 LDO during his saving power.														t se ith t afte	(ir que the er a	cludence slow har	ding e). T v cl	the ock	e po defa	ortic ault mal		1		rw		0x:	1		
FO	HIBERN	NAT	E						Be cc	efor ontr	e se olle	ettii r H	ng t OLD	his bit	bit, ha	he c ens s be inte	ure en	tha set	at v (ar	vake id tl	int nat	err a	upt			1		wo		Oxt	0

7.2.2.2 **DEBUG**

0x500	00044															DE	BU	IG													^
Debug.						7																									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-))-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0						
#	Field N		Fi	eld	Des	scri	otio	n												Wie	dth	Acc	ess	Re	set						
F0	IGNOR			PI	MU. orre	A fr spo	om ndi	wai ng '	ting Qui	g fo	r th ent	e as Sta	srrt te A	tion Ackr	of now	er p the lege	e' si	gna	ıl	e	1		rw		0x	0					



7.2.2.3 **DWELL**

0x500	00048															D	WE	EL	L														<u>^</u>
	Minimun ue of 0xl			-																			_								ardc	ode	d
31	30	29	28	27	26	5 25	24	23	22	21	20	19	18	17	16	5 1	.5 14	1 1	L3 1	.2	11	10	9	8	7	6	5		4	3	2	1	0
-	-	-	-	-	-	-	-		F2	20			F	16			F	12	2			F	3				F4				FC)	
#	Field N	ame	2						Fi	eld	Des	scrij	ptic	on													w	idt	th	Acc	ess	Re	set
F20	ENABLI	Enable main regulator dwell time. Defines the amoun of time spent in the 'Enable main reg' state. Allows th main 3v3 regulator to power up before the first load (the bias) is enabled Power down MCU dwell time. Defines the amount of															ne	4			rw		Oxl	F									
F16	POWEF	(the bias) is enabled															:	4			rw		0xI	F									
F12	ATTACI	H_3'	V3						sp		in					-	Defii ' sta						-		-)	4			rw		0xI	F
F8	ATTACI	H_1'	V5						sp		in						Defii ' sta									o	4			rw		0xI	F
F4	ENABLI	E_1\	/5						sp	en		-		-		-	Defi ' sta	_	-						_	egs	4			rw		0xI	F
F0	ENABLI	E_BI	AS						sp		in						Defir s' sta										4			rw		0xI	F

7.2.2.4 VBAT

0x5000004C	VBAT	<u>^</u>
		_



VBAT M	Monitor F	Regi	ste	er.																												
31	30	29	2	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	1	10	9	8	7	6	5	4	3	2	1	0
F31	F30			F	24			F23	F22			F:	16			-	-	F13	F12	2 F:	11 F	-10	F9	F8	-	-	-	-	-	-	F1	F0
#	Field N	lam	e						Fi	eld	De	cri	ptic	on													Wi	idth	Ac	cess	Re	set
F31	HIGH								٥١	er	-	age	ev	en	t sig			RAV ning			-						1		ro		0xt	0
F30	OV_M	ONI ⁻	TC	R_E	NA				tŀ		bat				_			or Er or ar									1		rw	,	0xt	0
F24	OVLEV	EL_	SE	L					th 02 02 02 02 02	e r 1: 2: 4: 8:	efei Ove Ove Ove Ove	end r Vo r Vo r Vo er \	ce le olta olta olta olta /olt	eve ige ige ige	l foo Thr Thr Thr Thr e Th	esh esh esh esh esh	e O old old old old	er Vo ver - 18 - 18 - 17 d- 1 d- 1	Volt .81 .40 .03 .66 7.30	tag V V V V	e r				cts		6		rw		Oxi	0
F23	LOW								uı	de	-	Itag	ge e	eve	nt s			RAV			-						1		ro		0xt	0
F22	LOW_I	MOI	NΙΤ	ΓOR_	_EN/	A			tŀ		bat				_			tor l									1		rw	,	Oxi	0
F16	UVLEV	EL_S	SE	L					th 02 02 02 02 02 02 02 02 02 02 02 02 02	e r 0: 1: 2: 3: 4: 5: 6: 7: 8: 9: a: b:	eferuv UV UV UV UV UV UV UV UV UV	enc Thro Thro Thro Thro Thro Thro Thro	ce leesheesheesheesheesheesheesheesheeshees	eve old old old old old old old old	I for	POI POI POI POI POI POI POI POI POI	E U	der \ nde - 5.1 - 5.0 - 4.9 - 4.8 - 4.7 - 4.6 - 4.5 - 6.2 - 6.1 - 5.9 - 5.8	r Vo 58 \ 57 \ 60 \ 67 \ 78 \ 92 \ 86 \ 36 \ 98 \ 663 \ 63 \	V						CS.	6		rw	,	Охі	0



		Oxe: UV Threshold 6V PORT - 5.490 V Oxf: UV Threshold 6V PORT - 5.376 V Ox10: UV Threshold 7V PORT - 7.361 V Ox11: UV Threshold 7V PORT - 7.157 V Ox12: UV Threshold 7V PORT - 6.964 V Ox13: UV Threshold 7V PORT - 6.781 V Ox14: UV Threshold 7V PORT - 6.608 V Ox15: UV Threshold 7V PORT - 6.443 V Ox16: UV Threshold 7V PORT - 6.286 V Ox17: UV Threshold 7V PORT - 6.136 V Ox18: UV Threshold 7V PORT - 8.890 V Ox19: UV Threshold 8V PORT - 8.594 V Ox1a: UV Threshold 8V PORT - 8.317 V Ox1b: UV Threshold 8V PORT - 7.813 V Ox1c: UV Threshold 8V PORT - 7.813 V Ox1d: UV Threshold 8V PORT - 7.361 V Ox1c: UV Threshold 8V PORT - 7.361 V Ox1c: UV Threshold 8V PORT - 7.157 V Ox20: UV Threshold 9V PORT - 10.32 V Ox21: UV Threshold 9V PORT - 9.919 V Ox22: UV Threshold 9V PORT - 9.549 V Ox23: UV Threshold 9V PORT - 8.890 V Ox24: UV Threshold 9V PORT - 8.890 V Ox25: UV Threshold 9V PORT - 8.890 V Ox26: UV Threshold 9V PORT - 8.891 V Ox27: UV Threshold 9V PORT - 8.891 V			
F13	OV_MONITOR_POL	Battery Voltage Monitor Over Voltage Interrupt Event Polarity. Flips the over voltage event signal coming from the analog comparator circuit which feeds into the interrupt generator. 0x0: Native Polarity 0x1: Flip Polarity	1	rw	0x0
F12	UV_IRQ_POL	Battery Voltage Monitor Under Voltage Interrupt Event Polarity. Flips the under voltage event signal coming from the analog comparator circuit which feeds into the interrupt generator. 0x0: Native Polarity 0x1: Flip Polarity	1	rw	0x0
F11	OV_IRQ_CLR	Battery Voltage Monitor Over Voltage Interrupt Clear. Clears the Over Voltage monitor's Interrupt. Write 1 to clear the interrupt flag. This bit will autoclear. Autoclear: inlcudes a synchronous reset signal which clears the register on the cycle following write.	1	wo	0x0
F10	UV_IRQ_CLR	Battery Voltage Monitor Under Voltage Interrupt Clear. Clears the Under Voltage monitor's Interrupt. Write 1 to clear the interrupt flag. This bit will autoclear.	1	wo	0x0



		Autoclear: inlcudes a synchronous reset signal which clears the register on the cycle following write.			
F9	OV_IRQ_ENA	Battery Voltage Monitor Over Voltage Interrupt Enable. Enables the Over Voltage monitor's Interrupt. Setting this bit will allow the interrupt to propogate to the processor's interrupt controller.	1	rw	0x0
F8	UV_IRQ_ENA	Battery Voltage Monitor Under Voltage Interrupt Enable. Enables the Under Voltage monitor's Interrupt. Setting this bit will allow the interrupt to propogate to the processor's interrupt controller.	1	rw	0x0
F1	OV_FLAG	Over voltage interrupt flag. Battery over voltage interrupt flag bit. Flag can be set regardless of the state of the OV_IRQ_ENA bit.	1	ro	0х0
F0	UV_FLAG	Under voltage interrupt flag. Battery under voltage interrupt flag bit. Flag can be set regardless of the state of the UV_IRQ_ENA bit.	1	ro	0x0

7.2.3 Event Hold Control

	<u>EVTHOLD</u>	
Address	Register Name	Description
0x50000050	HOLD	Hold

7.2.3.1 HOLD

0x50000050	HOLD	<u>^</u>



Hold.																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0
#	Field N	d Name Field Description																	Wie	dth	Acc	ess	Re	set							
F0	HOLD								ev of is th	ent be aut en	com com safe	prening ation	epa g set ally asse	rtio t, a ger ert t	n for req nera he l	or hi ues atec PMI	ber t to l. Tl JA-:	nat ser he I >CT	e m nd t ulla RL.	node he I by I	/ no e. At ulla nanc ERN	t th by i dler	e po inte	pint rruן ז		1		wo		Oxt	0

7.2.4 WakeUp Interrupt Controller

	WICA	
Address	Register Name	Description
0x50010100	CTRL	Wakeup Control Register
0x50010104	STATUS	Wakeup Status Register

7.2.4.1 CTRL





31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F15	F14	F13	F12	F11	F10)F9	F8			F4		F3	F2	F1	F0
#	Field N	am	e						Fi	eld	De	scri	otio	n												Wi	dth	Acc	ess	Re	set
F15	LINMIR	RQC	LR									e wu ns_i		irq.	wr	ittin	ga'	1 to	this	reg	giste	er w	/ill	cle	ar	1		wo		0x(0
F14	TIMERI	IRQ	CLF	₹								e wu				. wri	ttin	g a	'1 to	o th	is re	egis	te	r w	/ill	1		wo		0x(0
F13	GPIOIR	QCI	₋R									e wu		_	-	writ	ting	ga'	1 to	th	is re	egis	te	r w	rill	1		wo		0x(0
F12	LINSIRO	QCL	R									e wu ns_i		irq.	wr	ittin	ga'	1 to	this	reg	giste	er w	/ill	cle	ar	1		wo		0x(0
F11	LINMIR	RQEI	NA						is	ass	ser	ter \ ted Γ bu:	if											_		1		rw		0x(0
F10	TIMERI	IRQI	EN.	A								/ake I if w	-									me	r_	irq	is	1		rw		0x:	1
F9	GPIOIR	QEI	NΑ									'ake I if a	-										o_i	irq	is	1		rw		0x:	1
F8	LINSIRO	QEN	IA									e W I if a		-									_			1		rw		0x2	1
F4	TIMER	ТАР	SEI							ake (W) T _TA	ime PSE			p clk(1			W	ake	up	Т	im	e	=	4		rw		0x4	4
F3	LINMEI	NA										ter sign								es tl	ne d	det	ect	of	а	1		rw		0x0	0
F2	TIMERI	ENA							w	ake	up	Tim	er	Ena	ble.	it e	nab	les t	the	wak	eup	tir	ne	r		1		rw		0x0	0
F1	GPIOEN	NA							GPIO Wakeup Enable. it enables the detect of activity on GPIO1/2/3/4												: ar	าง	1		rw		0x(0			
FO	LINSEN	IA										e W sign		-					able	s th	e d	ete	ct	of	а	1		rw		0x(0



7.2.4.2 STATUS

0x500	10104														9	ST <i>E</i>	λTU	JS													^
Wakeu	p Status	Regi	ste	r. T	hi	s is t	he s	tat	us r	egis	ter	for	w	akeu	ıp vi	a g	oio (or li	n o	r w	ut										
31	30	29	28	27	20	6 25	24	23	3 22	21	20	19	18	8 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F16	5									-	-	-	-	-	-	•	-	-	•	-	-	F3	F2	F1	F0
#	Field N			Fi	eld	Des	cri	pti	ion												Wi	dth	Aco	ess	Re	set					
F16	TIMER	CNT									eup eup			er Co r	unt	er \	∕alı	ıe.	Coı	unte	er N	/alu	ie d	of t	he	16		ro		0xi	0
F3	LINM								si	gna	lis	det	ect	/akeu ted o this	n tl	ne L	IN_		_						-	1		ro		Oxi	0
F2	TIMER								eı	nab	led a	and	l th	r Sta ne co RIRQ	unt	ma	tche	es tl	ne t	aps			•			1		ro		Oxi	0
F1	GPIO								d	etec		on	tł	Stati he G			_									1		ro		Oxi	0
F0	LINS								is	det	ect	ed (on	eup S the sister	LIN			_						_		1		ro		Oxi	0

7.2.5 Watchdog Timer

WDTA



Address	Register Name	Description
0x50010300	CTRL	Control
0x50010304	STOP	Stop
0x50010308	CLEAR	Clear
0x5001030C	CNTVAL	Counter value

7.2.5.1 CTRL

0x500	10300															СТ	RI	L													^
Control																															
31	30	29	28	27	26	6 25	24	23	22	21	20	19	18	17	16	15	L4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	-	-		F8	-	-	-	-	-	-	F1	-
#	Field N	ame	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	cess	Re	set
F8	TIMEO	UTS	EL						(tl tin 0> 0> 0>	he t mec (0: 2	ime out) 2^8 2^1(2^13	e be * 1 0 * 3 *	00u 100 100	en s ~= us ^ us ^	a cl = 26 ~= 1 ~= 1	-	ре			_			-		I	2		rw		0x3	3
F1	RUNNI	NG							w 0x	atch (0: \	ndo: Nat	g tii	mer log	is e tim	enal er is	that oled s sto s run	рр	ed a								1		ro		0x0	0



7.2.5.2 STOP

0x500	10304															Sī	ГО	P													^
Stop.																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F31	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	е						Fi	eld	Des	scri	ptic	n												Wi	idth	Ac	cess	Re	set
# F31	Field N										De s		-		s bi	t to	loc	ck S	ТОР	bit	s.					W i	idth	rw	cess	Ox(

7.2.5.3 CLEAR

0x500	10308														CL	ΕA	ıR													^
Clear.																														
31	30	29	28 2	7 2	:6 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														F0																
#	Field N	ame	•					Fi	eld	De	scri	ptic	on												Wi	idth	Ac	cess	Re	set



7.2.5.4 CNTVAL

0x500	10300														(CN	TV.	AL													^
Counte	r value.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															F0																
#	Field N	lam	e						Fie	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Re	set
FO	CNTVA	ιL											ue. ¯ nte		ins	tan	tane	eou	s va	lue	of v	wat	chd	og		32		ro		0x(o

7.2.6 Pulse width modulation

	<u>PWM</u>	
Address	Register Name	Description
0x50010600	BASE0	Base 0 functions
0x50010604	BASE1	Base 1 functions
0x50010608	BASE2	Base 2 functions
0x5001060C	CTRL	PWM control
0x50010610	PULSE0	PWM0 pulse setup
0x50010614	PULSE1	PWM1 pulse setup



0x50010618	PULSE2	PWM2 pulse setup
0x5001061C	INTCTRL	PWM interrupt control
0x50010620	INTSTATUS	PWM interrupt status
0x50010624	INTUPDATED	PWM interrupt control

7.2.6.1 BASE0

0x500	10600	BASE0		^
Base 0	functions.			
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2	1 0
	F16	F8		
#	Field Name	Field Description Width	Access	Reset
F16	PERIODO	Period. Specifies the period of the output waveform in terms of a number of prescaler output cycles.	rw	0x0
F8	PRESCALESELO	Prescaler select. Defines the ratio between the system clock and the clock used for the waveform generator. Ox0: Divide by 1 Ox1: Divide by 2 Ox2: Divide by 4 Ox3: Divide by 8 Ox4: Divide by 16 Ox5: Divide by 64 Ox6: Divide by 256 Ox7: Divide by 1024	rw	0x0



7.2.6.2 BASE1

0x500	10604	,														BA	ASI	1													^
Base 1	function	s.																													
31	30	29	28	3 27	2	6 2	5 24	23	3 22	21	2	20 19	18	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F1	L 6		·			·			İ	-	-	-	-	-		F8	}	-	-	-	-	-	-	-	-
#	Field N	am	e						Fic	eld	D	escri	pti	on												W	idth	Ac	cess	Re	set
F16	PERIO	01										. Spe											efo	rm i	n	16		rw		Oxt	0
F8	PRESCA	ALES	SEL	_1					0x 0x 0x 0x 0x 0x 0x	0: I (1: I (2: I (3: I (4: I (5: I	aı Di Di Di Di Di Di	ler se nd th vide vide vide vide vide vide	by by by by by by	1 2 4 8 16 64 25	ck us								-			3		rw		Oxt	0

7.2.6.3 BASE2

0x500	10608															BA	\S E	2													^
Base 2	function	s.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ı	F16										-	-	-	-	-		F8		-	-	-	-	-	-	-	-
#	Field N	lame	e						Fi	eld	Des	cri	ptic	n												Wi	dth	Acc	ess	Re	set
F16	PERIO	02										•									ut w cycle		for	m i	n	16		rw		0x()



F8	PRESCALESEL2	Prescaler select. Defines the ratio between the system clock and the clock used for the waveform generator. 0x0: Divide by 1 0x1: Divide by 2 0x2: Divide by 4 0x3: Divide by 8 0x4: Divide by 16 0x5: Divide by 64 0x6: Divide by 256 0x7: Divide by 1024	3	rw	0x0
----	--------------	--	---	----	-----

7.2.6.4 CTRL

																						-4									
0x500	1060C															C	TR	L													^
PWM c	ontrol.																														
31	30	29	28	27	2	6 25	24	23	22	21	20	19	18	17 :	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-		F24		-	-	4	\ -	-	ı	-16		-	-	-	-	_		F8		-	-	-	-	-		F0	
#	Field N	ame	e						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Re	set
F24	UPDAT	E							pa st w	aran op). hen	nete . The the	ers e fla e se	to to (invented against the total against tes to the total tes to the total to	ert,p aut gs ar	ore on e c	sca nati con	le_s icall sun	sel, _l y cl ned	per ear , so	iod, ed rea	pul by t adin	se s he l g a	tart narc	: & dwa	re	3		dua	al	0x	0
F16	INVERT	-							In	ver	t. Se	et to	o inv	ert i	the	e ou	utpu	ıt w	ave	efor	m.					3		rw		0x	0
F8	ENASTS	5									e st ato		ıs. St	tatus	S 0	f er	nabl	le in	th	e w	ave	forr	n			3		ro		0x	0
FO	ENARE	Q							Er	nabl	e re	equ	est.	Set 1	to	ena	able	the	e wa	ave	forr	n ge	enei	ratc	r.	3		rw		0x	0



7.2.6.5 PULSE0

0x500	10610		PULSE0							^
PWM0	pulse setup.									
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16	15 14 13 12 11 10	9 8	7 6	5	4	3	2 1	0
	F16				F0			·		
#	Field Name	Field Description				Wi	dth	Acces	s Re	eset
F16		Pulse Rise. Specifies th		ıtput						
	PRISEO	waveform in terms of cycles. However, if INV pulse fall timing.	a number of prescale /ERT is set it determi			16		rw	0x(cΟ

7.2.6.6 PULSE1

0x500	10614		PULSE1							^
PWM1	pulse setup.									
31	30 29 28 27 26 25 24 2	3 22 21 20 19 18 17 16	15 14 13 12 11 10 9	8 7	6 5	4	3	2	1	0
	F16			F0						
#	Field Name	Field Description			W	idth	Acce	ess	Res	set
F16	PRISE1	waveform in terms of	e pulse rise of the output a number of prescaler out ERT is set it determines t	tput	16		rw		0x0)
FO	PFALL1	•	e pulse fall of the output a number of prescaler out	tput	16		rw		0x0)



cycles. However, if INVERT is set it determines the pulse rise timing.
--

7.2.6.7 PULSE2

7.2.6.7	PULSE2				
0x500	10618	PULSE2			<u>^</u>
PWM2	pulse setup.				
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4	3 2	1 0
	F16	FO FO			1
#	Field Name	Field Description	Width	Access	Reset
F16	PRISE2	Pulse Rise. Specifies the pulse rise of the output waveform in terms of a number of prescaler output cycles. However, if INVERT is set it determines the pulse fall timing.	16	rw	0x0
FO	PFALL2	Pulse Fall. Specifies the pulse fall of the output waveform in terms of a number of prescaler output cycles. However, if INVERT is set it determines the pulse rise timing.	16	rw	0x0

7.2.6.8 INTCTRL

0x500	1061C															NT	СТ	RL													^
PWM ir	nterrupt	con	trol	. Cc	onta	ains	the	the	e en	able	e an	d c	lear	r fo	r th	e P	WN	1 ed	ge i	inte	rru	ot s	our	ces							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-			F1	<u> 1</u> 6			-	-	-	-	-	-	-	-	-	-			F	0		
#	Field N	am	e						Fic	eld I	Des	crip	otio	n												Wi	dth	Acc	ess	Re	set

Page | 52 2019/11/28 9:54



F16	CLEAR	Interrupt clear. bit[2:0] : posedge interrupt clear; bit[5:3] : negedge interrupt clear.	6	wo	0x0
F0	ENABLE	Interrupt enable. bit[2:0]: posedge interrupt enable; bit[5:3] : negedge interrupt enable.	6	rw	0x0

7.2.6.9 INTSTATUS

0x500	10620														IN	TS	TA	TU	JS												^
PWM ir	nterrupt	stat	us.	Coı	ntai	ns t	he	the	sta	tus	for	the	PW	/M 6	edg	e in	teri	rup	t so	urc	es.								1		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-			F1	16			-	-	-	-	-	-	-	-	-	-			F	0		
#	Field N	am	e						Fi	eld	Des	crip	otio	n												Wi	dth	Acc	ess	Res	set
F16	IRQ													. bit ge ir	E .	-		_	-	nter	rup	t ac	tive	<u>;</u> ;		6		ro		N/	A
F0	STATUS	5									-			. bit ge ir			-			nter	rup	t st	atu	s;		6		ro		N/	A

7.2.6.10 INTUPDATED

0x500	10624													ı	NT	UF	PD,	ΑТ	ED												^
PWM ir	nterrupt	con	trol	. Co	onta	ains	the	en	able	e, cl	lear	, sta	atus	an	d ad	ctive	e fo	r th	e P	WN	1 up	dat	ed	inte	rru	pt sc	urce	s.			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-		F24		-	-	-	-	-		F16		-	-	-	-	-		F8		-	-	-	-	-		F0	
#	Field N	am	e						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Res	set



F24	IRQ	Interrupt active.	3	ro	N/A
F16	STATUS	Interrupt status.	3	ro	N/A
F8	CLEAR	Interrupt clear.	3	wo	0x0
F0	ENABLE	Interrupt enable.	3	rw	0x0

7.2.7 LIN Slave Controller

	LINS	
Address	Register Name	Description
0x50010700	DATABYTE1	Data Byte 1
0x50010704	DATABYTE2	Data Byte 2
0x50010708	DATABYTE3	Data Byte 3
0x5001070C	DATABYTE4	Data Byte 4
0x50010710	DATABYTE5	Data Byte 5
0x50010714	DATABYTE6	Data Byte 6
0x50010718	DATABYTE7	Data Byte 7
0x5001071C	DATABYTE8	Data Byte 8
0x50010720	CTRL	Control Register



0x50010724	STATUS	Status
0x50010728	ERROR	Error Register
0x5001072C	<u>DL</u>	DATA Length Register
0x50010730	BTDIV07	Bit time Divider Register
0x50010734	BITTIME	Control Settings
0x50010738	<u>ID</u>	ID Register
0x5001073C	BUSTIME	Lin Bus Timing Register

7.2.7.1 DATABYTE1

0x500	10700														DA	\T <i>F</i>	۱B۱	ΥTΕ	E1												^
Data By	yte 1.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-(6	-	F	-	-	-	ā	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
F0	DATAB	UF1							Di	ata	Buf	fer	1. 1	st b	yte	of	the	8-b	yte	Da	ta B	uffe	er			8		rw		0x0)

7.2.7.2 DATABYTE2

0x50010704	DATABYTE2	^
Data Byte 2.		



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0								
#	Field N		Fic	eld	Des	crip	otio	n												Wie	dth	Acc	ess	Re	set						
F0	DATAB	UF2	2						Da	ata I	Buf	fer :	2. 2	nd	byte	e of	the	8-k	oyte	e Da	ıta E	Buff	er			8		rw	·	0x0)

7.2.7.3 DATABYTE3

0x500	10708														DΑ	TΑ	۱B۱	ΥTΙ	E3												^
Data By	yte 3.																					-									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-(-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fie	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Res	set
F0	DATAB	UF3	3						Da	ata	Buf	fer	3. 3	rd k	oyte	of	the	8-k	yte	. Da	ta B	uff	er			8		rw		0x0)

7.2.7.4 DATABYTE4

0x500	1070C														DΑ	\T#	lΒ	YTE	E 4												^
Data By	⁄te 4.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	scri	ptio	n												Wie	dth	Acc	ess	Re	set
F0	DATAB	UF4	ļ						Da	ata	Buf	fer	4. 4	th l	oyte	of	the	8-b	yte	Da	ta B	uff	er			8		rw		0x0	ס



7.2.7.5 DATABYTE5

0x500	10710														DA	\T <i>P</i>	۱B۱	ΥTΕ	E5												^
Data By	yte 5.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	ptio	n												Wi	dth	Ac	cess	Re	set
F0	DATAB	UF5	5						Da	ata	Buf	fer	5. 5	th l	oyte	of	the	8-b	yte	Da	ta B	uffe	er			8		rw		0x()

7.2.7.6 DATABYTE6

0x500	10714														DA	\T#	۱B۱	ΥTΙ	E6												^
Data By	yte 6.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-))-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
F0	DATAB	UF6	5						Di	ata	Buf	fer	6. 6	th k	oyte	of	the	8-k	yte	Da	ta B	uff	er			8		rw		0x0)

7.2.7.7 DATABYTE7

0x50010718	DATABYTE7	<u>^</u>



Data By	yte 7.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field Name Field Description															Wie	dth	Acc	ess	Res	set										
F0	DATAB	UF7	7						Da	ata	Buf	fer	7. 7	th k	oyte	of	the	8-b	yte	Da	ta B	uff	er			8		rw		0x0)

7.2.7.8 DATABYTE8

0x500	1071C														DΑ	\T <i>F</i>	۱B۱	YTE	8												^
Data By	⁄te 8.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	ā	-	2	-	•	L 1	-	-	-	-	-	-	-	3	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	crij	ptio	n												Wi	dth	Acc	ess	Re	set
F0	DATAB	UF8	3						Da	ata	Buf	fer	8. 8	th k	oyte	e of	the	8-b	yte	. Da	ta B	uff	er			8		rw		0x(0

7.2.7.9 CTRL

0x500	10720															C	TR	L													^
Control	l Registei	r.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F7	F6	F5	F4	F3	F2	F1	-
#	Field N	am	е						Fi	eld	Des	cri	otio	n												Wie	dth	Acc	ess	Re	set



F7	STOP	Stop Register. The host controller of the LIN slave has set this register if it handles a data request interrupt and can not make use of the frame content with the received identifier(e.g. extended identifiers). For that case the LIN slave stops the processing of the LIN communication until the next SYNC BREAK is detected. A read access to this bit delivers always the value 0	1	wo	0x0
F6	SLEEP	Sleep Request. The bit is used by the LIN core to determine whether the LIN bus is in Sleep Mode or not. The host controller has to set the bit after sending or receiving a Sleep Mode frame or if a bus idle timeout interrupt is requested. The bit will be reset by the LIN core when a wakeup signal is detected.	1	rw	0x0
F5	TRANSMIT	Transmit Operation. The bit determines whether the current frame is a transmit frame or a receive frame for the LIN node. It has to be set by the host controller. 0x0: receive operation 0x1: transmit operation	1	rw	0x0
F4	DATAACK	Data Acknowledgement. The bit has to be set by the host controller of a LIN slave after handling a data request interrupt (compare STATUS.DATA_REQ register). The bit will be reset by the LIN core.	1	rw	0x0
F3	RSTINT	Reset interrupt. The host controller has to set this bit to reset the STATUS.INTR register and the interrupt request output of the LIN core. A read access to this bit delivers always the value 0.	1	wo	0x0
F2	RSTERR	Reset Error. The host controller has to set this bit to reset the error bits in status register and error register. A read access to this bit delivers always the value 0.	1	wo	0x0
F1	WAKEUPREQ	WakeUp Request. The bit has to be set by the host controller to terminate the Sleep Mode of the LIN bus by sending a Wakeup signal. The bit will be reset by the LIN core.	1	rw	0x0

7.2.7.10 STATUS

0x50010724	STATUS		
0X30010724	SIAIUS	-	



Status.																															
31	30	29	2	8 27	26	25	5 24	23	22	21	20 1	9	18	17	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	- -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F7	F6	F5	F4	F3	F2	F1	F0
#	Field N	am	e						Fi	eld	Desc	rip	tio	n												Wie	dth	Acc	ess	Re	set
F7	ACTIVE	:							af FI tr st	tive ter ELD ans opp	e or r the o sequ missi ed b	ot. etc ien on y th	No ect ice or ne	ote ior ar if t ho act	e bit e: Fo n of a nd it the p ost co tivity on tl	r the construction of the	e Li ese cess olle	N s ct S t at sing	lave YN(the of t	e, th C BR end the	is b EAI d of curi	it is (/ S the	set YN	c		1		ro		0x(0
F6	BUSIDL	ETI	M	EOU ⁻	Г				de he	RL. etec ost o	SLEE ted f contr	or olle	egi 4s. er i er i	ste In is g ma	This er is add gene ay as o set	not litio rate sun	set n, a ed in ne t	and in in th hat	d no nter at c the	bu rup ase	s ac t re . Af I bu	tivi que ter s is	ty is st t tha in s	o th t, th slee	ne	1		ro		0x(0
F5	ABORT	ED							tr fie ne se st cl	ans eld o ew s et if opp	missidue to syncothe per the p	on ore roo	is a tir ak ces etti e L	abo aff sir ing	s set ortectory fter noting of CTF corectory	d af or k niss the RL.S e af	ter it e ing e cu TOI ter	the error dat errer rece	beg r (ca a bo nt fi gist	ginn ause ytes ram er.	ing ed e). T e ha	of to g. he lass bit bit	he by oit i eer is	a s al: า	so	1		ro		0x(0
F4	DATAR	EQ							re ho Id tr C	ceivent ent ans FRL. or tr	ving to contrifier mit contract TRAI ansn	he ollo ra ISN nit	Ide er. dec re VIT ope	ent Th cide cei re era	e LIN tifier ne ho e wh ive o egist ation e hos egist	an eth per er a s it	d reconstant	eque troll the on. I to le	ests er h curi t ha oad load	an nas rent as to the d th	inte to d fra da da e da e da	erru ecc me just ta le	pt tode is a teng	the the th.	!	1		ro		Ox(0
F3	INTR								re sa be	que me e re:	ests a valu set b	n i e a / tł	nte s tl ne	erri he ho	The upt t inte ost co	o tl	ne k ot o	nost utp	coı ut l	ntro NTF	ller R. Th	. It l	has it h	the		1		ro		0x(0



F2	ERROR	Lin Error. The LIN core sets the bit if an error has been detected (compare error register). The bit has to be reset by the host controller by setting the bit CTRL.RST_ERR register	1	ro	0x0
F1	WAKEUP	WakeUp. The bit is set when the LIN core is transmitting a Wakeup signal or when the LIN core has received a Wakeup signal	1	ro	0x0
FO	COMPLETE	Complete. The LIN core will set the bit after a transmission has been successfully finished and it will reset it at the start of a transmission	1	ro	0x0

7.2.7.11 ERROR

0x500	10728														E	ERF	RO	R													^
Error R	egister.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17 1	6	15 3	L4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-			-	-	-	-	-	-	-	-	-	-	-	-	F3	F2	F1	F0					
#	Field N	am	e						Fi	eld	Des	crip	otion)												Wi	dth	Aco	ess	Re	set
F3	PARITY	,		7					Pa	rity	Err	or.	Iden	tifie	rμ	oarit	y e	rro	r							1		ro		0x(0
F2	TIMEO	UT							atit re no TF Th da re th CT fir tir m th	time is ex spoot fin FRAM e sl ata a ceiv e ho FRL st b meo deto s. N e fr	where the control of	t er ctin If t ed M/e de now r tr con oP r aft erro i no : Th	or. The state of t	The ta fr ave in the times a time to nit, committee to the identity of the times and the the times of tim	marcon resource the date entientien stild	aste methods as the spoor maxuter eouth the second the	r de b hads im rror t er ost se en mit m t mit m t pot pMA	ete us l to um r wi correcth a cet Condetttec he certification and cet to the	cts but late fra ill b if i ntro nd cTR of t sla ma form	a ti no e arme e d t is loa L.D. the ve (wal ster m a a ti	med slav slav slav slav slav slav slav slav	out ye d ne f gth ctec ues or se g da _AC epti ects o sig ithi kact	erriloes fran I to ting Elec on a gna n 1!	or if one is o. g a tting , an or of tl	s d d	1		ro		Охі	0



		mode and there are missing data fields or a missing ID field from the master.			
F1	СНК	Checksum Error. Checksum Error	1	ro	0x0
F0	BITMON	Bit Error. The Bit value monitored on the bus is different from the sent bit value	1	ro	0x0

7.2.7.12 DL(DATA Length Register)

0x500	1072C	DL			^
DATA L	ength Register.				
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4	3 2	1 0
-		F7 F6		F()
#	Field Name	Field Description	Width	Access	Reset
F7	ЕNНСНК	Enhancement Check. The host controller has to set the checksum type used in the current frame by adjusting this register. 0x0: for classic checksum 0x1: for enhanced checksum	1	rw	0x0
F6	DISBITMON	Disable Bit Monitor. Set to disable the bit monitor during transmission. The bit must be set in case that RXD/TXD are seperated.	1	rw	0x0
FO	LENGTH	Data Length. The host controller has to define the length of the data field of the current LIN frame by adjusting the data length register. If the data length is loaded with the value 1111b the length of the data field is decoded from Bit 5 and 4 of the identifier register id according to the Table below (e.g. compatibility to LIN specification 1.1). Otherwise the amount of data bytes can be written directly to the data length register (supported values are 08). ID (Bit ID (Bit Supported values are 08). Number of Bytes in the data field 0 0 2 0 1 2 1 0 4	4	rw	0x0



1 1 8						
		1	1	8		

7.2.7.13 BTDIV07(Bit Time Divider)

0x500	10730														В	3TE	ΟIV	07													^
Bit time	e Divider	Re	giste	er.																				\$							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fie	eld	Des	scri	ptio	n												Wi	dth	Acc	ess	Re	set
F0	BTDIVO	17							Bt	: Div	/ LS	Bs.	Bit	tim	e di	vide	er [7	7:0]								8		rw		0xF	-F

7.2.7.14 BITTIME

0x500	10734														E	BIT	TIM	ΜE													^
Control	Settings	S.						2																							
31	30	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
-	-	7	-	-	-	-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-	F	6	-	-	-	-	-	F0
#														n												Wi	dth	Acc	ess	Re	set
F6	PRESCL	-							Pr	esc	aler	r Re	gist	er.	Pre	scal	er S	Sett	ing							2		rw		0x	3
F0	BTDIV8	3							Bt	: Div	/ M	ost	Sigr	nific	ant	bit	. Bit	t tin	ne c	livio	der	[8]				1		rw		0x	1



7.2.7.15 ID

0x500	10738																ID														^
ID Regi	ster.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			F	0		
#	Field N	am	e						Fie	eld	Des	scri	otio	n												Wi	dth	Acc	ess	Res	set
F0	ID								ID	. ID	reg	giste	er													6		rw		0x0)

7.2.7.16 BUSTIME

0x500	1073	С			BUSTIME	^
Lin Bus	Timing	Registe	er. Table	e 2-9 Control of time settings fo	or wup_repeat_time and bus_inactivity_time	
Bit 3	Bit 2	Bit 1	Bit 0	Time		
0	0	0	0	Reset value		
0	0			4 s (bus_inactivity_time)		
0	1			6 s (bus_inactivity_time)		
1	0			8 s (bus_inactivity_time)		
1	1			10 s (bus_inactivity_time)		
		0	0	180 ms (wup_repeat_time)		
		0	1	200 ms (wup_repeat_time)		
		1	0	220 ms (wup_repeat_time)		



		1		1		240) m	s (w	vup	_re	pea	t_ti	ime)																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F	2	FC	0
#	Field N	amo	е						Fie	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Res	set
# F2	Field N										Des															Wid 2	dth	rw	ess	0x0	

7.2.8 LIN Master Controller

	LINM	
Address	Register Name	Description
0x50010800	DATABYTE1	Data Byte 1
0x50010804	DATABYTE2	Data Byte 2
0x50010808	DATABYTE3	Data Byte 3
0x5001080C	DATABYTE4	Data Byte 4
0x50010810	DATABYTE5	Data Byte 5
0x50010814	DATABYTE6	Data Byte 6
0x50010818	DATABYTE7	Data Byte 7



0x5001081C	DATABYTE8	Data Byte 8
0x50010820	CTRL	Control Register
0x50010824	STATUS	Status
0x50010828	ERROR	Error Register
0x5001082C	DL	DATA Length Register
0x50010830	BTDIV07	Bit time Divider Register
0x50010834	BITTIME	Control Settings
0x50010838	<u>ID</u>	ID Register
0x5001083C	BUSTIME	Lin Bus Timing Register

7.2.8.1 DATABYTE1

0x500	10800														DA	\T <i>F</i>	۱B۱	ΥTΙ	E1												^
Data By	yte 1.									1																					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	_	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wie	dth	Acc	ess	Re	set
F0	DATAB	UF1							Da	ata	Buf	fer	1. 1	st b	yte	of t	the	8-b	yte	Dat	ta B	uffe	er			8		rw		0x0	כ



7.2.8.2 DATABYTE2

0x500	10804														DA	\T <i>P</i>	۱B۱	ΥTΕ	E 2												^
Data By	yte 2.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	cess	Re	set
F0	DATAB	UF2	2						Da	ata	Buf	fer	2. 2	nd	byt	e of	the	8-l	byte	e Da	ata E	Buff	er			8		rw		0xl	0

7.2.8.3 DATABYTE3

0x500	10808														DΑ	ΛT.	۱B۱	ΥΤΙ	E3												^
Data By	yte 3.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	7	-			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Res	set
F0	DATAB	UF3	3						Di	ata	Buf	fer	3. 3	rd l	yte	e of	the	8-k	yte	Da	ta B	uff	er			8		rw		0x0)

7.2.8.4 DATABYTE4

02	x500	1080C													DA	ΤA	۱B۱	/TE	4												^
C	ata By	rte 4.																													
	31	30	29	28	27	26 2	25 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-									
#	Field N	am	е						Fie	eld	Des	scrip	otio	n										Width	Width Access Re							
F0	DATAB	UF4	l						Da	ata	Buf	fer	4. 4	th b	yte	of	the	8-b	yte	Da	ta E	uff	er	8	/idth Access R							

7.2.8.5 DATABYTE5

0x500	10810														DA	\T <i>A</i>	ιB	YTE	E 5				\								^
Data By	yte 5.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fie	eld	Des	crij	otio	n												W	idth	Ac	cess	Re	set
F0	DATAB	UF5	;						Da	ata	Buf	fer	5. 5	th l	oyte	e of	the	8-b	yte	Da	ta B	uff	er			8		rw	1	0x0)

7.2.8.6 DATABYTE6

0x500	10814														DΑ	ΛT <i>F</i>	lΒ	ΥTΕ	E 6												^
Data By	yte 6.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	crij	otio	n												Wie	dth	Acc	ess	Res	set
F0	DATAB	UF6	5						Da	ata	Buf	fer	6. 6	th k	oyte	of	the	8-b	yte	Da	ta B	uff	er			8		rw		0x0)



7.2.8.7 DATABYTE7

0x500	10818														DA	\T <i>P</i>	۱B۱	ΥΤΙ	E7												^
Data By	yte 7.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Ac	cess	Re	set
F0	DATAB	Da	ata	Buf	fer	7. 7	th l	oyte	of	the	8-t	yte	Da	ta B	uffe	er			8		rw		0x()							

7.2.8.8 DATABYTE8

0x500	1081C														DΑ	\T <i>F</i>	۱B۱	ΥTΙ	E8												^
Data By	⁄te 8.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-))-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
F0	DATAB	Da	ata	Buf	fer	8. 8	th k	oyte	of	the	8-k	yte	Da	ta E	uff	er			8		rw		0x0)							

7.2.8.9 CTRL





Contro	l Registe	r.																														
31	30	29	2	8 2	7 2	26	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-											-	-	-	-	-	-	-	-	-	-	-	-	-	F7	F6	F5	F4	F3	F2	F1	F0
#	Field N	lam	e							Fi	ield	De	scri	ptio	n												Wi	dth	Acc	ess	Re	set
F7	STOP									se a re ca ca	et the nd condeceive ase formation	nis i an ved the nur	regis not ide LIN nicat	ma ma ntif sla	if i ke ier ve s un	hos t ha use (e.g. stop itil this bis b	ndle of t ext s th he r	es a he tend ne p	dat fran ded roc t SY	ta re ne d ide essi NC	equ cont ntif ng BRE	est ent iers of th	inte wi). F ne l is d	erru th t or t .IN ete	ipt he hat		1		wo		Oxt	0
F6	SLEEP									d n o ti	eter ot. T r red med	mi The ceiv	ne v hos ing inte	vhe st co a Sl erru	the onti leep pt i	e bit r the rolle p Me is re a w	e LII er ha ode que	N b as t fra ste	us is o se me d. T	s in et th or i he	Sle e b if a bit v	ep N it af bus will	/loc ter idle be	de d ser e rese	ndin		1		rw		Oxt	0
F5	TRANS	MIT	-							fo 0:	urre or th x0: i	nt ne L reco	fran IN r eive	ne is node ope	s a t e. It era	n. Tl tran t has tion atio	smi s to	t fr	ame	e or	a r	ecei	ve '	fran	ne	er.	1		rw		Oxt	0
F4	DATAA	ск								h re	ost (con est	trol inte	ler rru _l	of a pt (mer a LIN com vill b	I sla ipar	ve e S	afte TAT	r ha	and DA	ling TA_	a d	ata			1		rw		0x0	0
F3	RSTINT									to re	res eque	set est	the out _l	ST <i>A</i> out	ATU of t	ie ho S.IN the l val	ITR LIN	reg cor	iste	r ar	ıd tl	ne ii	nte	rrup	ot	oit	1		wo		0xt	0
F2	RSTERF	₹								re	eset	the	e eri	ror	bits	ost c s in s sis b	tat	us r	egis	ster	and	d er	ror	reg	iste	r.	1		wo		0x0	0
F1	WAKEL	JPR	EC	l L						b b	ontr	olle ndi	er to ng a	te	rmi	The nate	e th	e SI	eep	М	ode	of t	he	LIN	bus		1		rw		Oxí	0



F0	STARTREQ	Start Request. The bit has to be set by the host controller of a LIN master to start the LIN transmission after loading identifier,data length and data buffer. The bit will be reset by the LIN core after the transmission is finished or an error is occurrred.	1	rw	0x0	
----	----------	--	---	----	-----	--

7.2.8.10 STATUS

0x500	10824	24 STATUS																		^												
Status.																													7			
31	30	29	28	27	2	26 25	24	2	3 22	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6													5	4	3	2	1	0				
-	-	-	-	-			-		- -	-	-	-	-	-	Ŷ	-	-	-	-	. -	-	-	-	F7	F6	F5	F4	F3	F2	F1	F0	
#	Field Name										Field Description													Width		Access		Reset				
F7	ACTIVE	ac th se or th	Lin Bus Active. The bit indicates whether the LIN bus is active or not. Note: For the LIN slave, this bit is set after the detection of a correct SYNC BREAK / SYNC FIELD sequence and it is reset at the end of the transmission or if the processing of the current frame is stopped by the host controller 0x0: no Lin bus activity 0x1: transmission on the LIN bus is active													er LD on by ler	1		ro		0x0											
F6	BUSIDI		di hi hi m	BUS Idle Timeout. This bit is set by the LIN core if CTRL.SLEEP register is not set and no bus activity is detected for 4s. In addition, an interrupt request to the host controller is generated in that case. After that, the host controller may assume that the LIN bus is in sleep mode and it has to set CTRL.SLEEP register of the LIN core												is he he ep	1		ro		0x0											
F5	ABORT	tr fic no se st cl	Aborted. This bit is set by the LIN core slave if a transmission is aborted after the beginning of the data field due to a timeout or bit error (caused e. g. by a new sync break after missing data bytes). The bit is also set if the processing of the current frame has been stopped by setting CTRL.STOP register. The bit is cleared by the LIN core after receiving a correct SYNC BREAK / SYNC FIELD sequence														so	1		ro		0x0										



F4	DATAREQ	Data Request. The LIN core slave sets the bit after receiving the Identifier and requests an interrupt to the host controller. The host controller has to decode the Identifier to decide whether the current frame is a transmit or a receive operation. It has to adjust CTRL.TRANSMIT register and to load the data length. For transmit operations it has to load the data buffer too. After that the host controller has to set CTRL.DATA_ACK register	1	ro	0x0
F3	INTR	Interupt Request. The LIN core sets the bit when it requests an interrupt to the host controller. It has the same value as the interrupt output INTR. The bit has to be reset by the host controller by setting the bit CTRL.RST_INT register	1	ro	0x0
F2	ERROR	Lin Error. The LIN core sets the bit if an error has been detected (compare error register). The bit has to be reset by the host controller by setting the bit CTRL.RST_ERR register	1	ro	0x0
F1	WAKEUP	WakeUp. The bit is set when the LIN core is transmitting a Wakeup signal or when the LIN core has received a Wakeup signal	1	ro	0x0
F0	COMPLETE	Complete. The LIN core will set the bit after a transmission has been successfully finished and it will reset it at the start of a transmission	1	ro	0x0

7.2.8.11 ERROR

0x500	10828															ER	RC	DR													^
Error R	egister.	gister.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F3	F2	F1	F0
#	# Field Name								Fi	Field Description															Width		Access		Reset		
F3	PARITY	Pa	arity	/ Er	ror.	Ide	ntif	fier	par	ity e	erro	r							1		ro		0x0								



F2	TIMEOUT	Timeout Error. There are several reason that can cause a timeout error: The master detects a timeout error if it is expecting data from the bus but no slave does respond. If the slave responds to late and the frame is not finished within the maximum frame length TFRAME_MAX a timeout error will be detected too. The slave detects a timeout error if it is requesting a data acknowledge to the host controller (for selecting receive or transmit, data length and loading data), and the host controller does not set CTRL.DATA_ACK or CTRL.STOP register until the end of the reception of the first byte after the identifier. The slave detects a timeout error if it has transmitted a wakeup signal and it detects no sync field (from the master) within 150 ms. Note: The slave does not perform an exact check of the frame length TFRAME_MAX but a timeout is detected after 200 bit times, if the slave is in receive mode and there are missing data fields or a missing ID field from the master.	1	ro	0x0
F1	СНК	Checksum Error. Checksum Error	1	ro	0x0
FO	BITMON	Bit Error. The Bit value monitored on the bus is different from the sent bit value	1	ro	0x0

7.2.8.12 DL

0x500	10820														C)L													^
DATA L	ength R	egist	er.																										
31	30	29	28	27	26	25	24	23 2	2 2	1 20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1 0
-	-	-	-	-	-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-	F7	F6	-	-		FC)
#	Field N	lam	е						Fiel	d De	scri	ptio	n												Wi	dth	Acc	ess	Reset
F7	ENHC	łK							che this 0x0	cksu reg : for	m ty ster clas	ype sic (use	d in	the	cu			trolle fram					_	1		rw		0x0
F6	DISBIT	MOI	N						dur	ing t		mis	sior	ı. Tl	he b				the b						1		rw		0x0



FO	LENGTH	length of the adjusting the loaded with field is decoregister id a compatibility amount of	ne data field he data leng h the value oded from laccording t ity to LIN sp data bytes	controller has to define the d of the current LIN frame by gth register. If the data length is 1111b the length of the data Bit 5 and 4 of the identifier o the Table below (e.g. becification 1.1). Otherwise the can be written directly to the upported values are 08).	4	rw	0x0
		ID (Bit 5)	ID (Bit 4)	Number of Bytes in the data field			
		0	0	2			
		0	1	2			
		1	0	4			
		1	1	8			

7.2.8.13 BTDIV07

0x500	10830														В	3TE	οIV	07	,												^
Bit time	e Divider	Re	giste	er.																											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-(-	\	-	-	-	-	·	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field Name Field Description											n												Wi	dth	Acc	ess	Re	set		
F0	Field Name Field BTDIV07 Bt Div										/ LS	Bs.	Bit	tim	e di	vide	er [7	7:0]								8		rw		0xl	-F

7.2.8.14 BITTIME

0x50010834	BITTIME	<u>^</u>
Control Settings.		



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F	6			F1			F0
#	Field N	lam	e						Fie	eld	Des	crip	otio	n												Wie	dth	Acc	ess	Re	set
F6	PRESCL	_							Pr	esc	aler	· Re	gist	er.	Pre	scal	er S	Sett	ing							2		rw		0x3	3
F1	BTMUL	_T							Bt	: Div	/ M	ost	Sigr	nific	ant	bit	. Bit	: tin	ne n	nult	ipli	er [4:0]			5		rw		0x:	1
F0	BTDIV8	3							Bt	: Div	/ M	ost	Sigr	nific	ant	bit	. Bit	tin	ne d	livio	ler	[8]				1		rw		0x:	1

7.2.8.15 ID

0x500	10838																ID														^
ID Regi	ster.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			F	0		
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
F0												giste	er													6		rw		0x0)

7.2.8.16 BUSTIME

	0x5001083C	BUSTIME	^
,	Lin Bus Timing Register. Table 2-9 Control of time settings fo	or wup_repeat_time and bus_inactivity_time	



Bit 3	Bit 2	Bit	: 1	LΒ	it	0					T	im	e)																						
0	0	0		C)		R	eset	t٧	/alı	ue																									
0	0						4	s (b	u	s_i	na	ictiv	⁄it	.y_	_tim	e)																				
0	1						6	s (b	u	s_i	na	ctiv	/it	:y_	_tim	e)																				
1	0						8	s (b	u	s_i	na	ctiv	⁄it	:y_	_tim	e)																				
1	1						1	0 s ((b	us_	_ir	nact	iv	ity	_tir	ne)																				
		0		C)		1	80 r	ns	s (v	vu	p_r	eŗ	рe	at_t	ime	≘)																	1		
		0		1	L		2	00 r	ns	s (v	vu	p_r	ep	рe	at_t	ime	e)														>					
		1		C)		2	20 r	ns	s (v	vu	p_r	ep	рe	at_t	ime	e)																			
		1		1	L		2	40 r	ns	s (v	vu	p_r	ep	oe	at_t	ime	e)																			
31	30	29	9 2	28 2	27	26	2	5 24	1 :	23	2	2 2:	1	20	19	18	3 1	17 16	5 1	.5	14	13	12	11	10	9	8	7	e	5	5	4	3	2	1	0
-	-	-		-	-	-	-	-		-		-		-	-	-		- -		-)	-	-	-	-	-	-	-	-		-	-	-		F2	ı	F0
#	Field	Nan	ne								i	ielo	d (De	scri	ptic	on														Wi	dth	Ac	cess	Re	eset
F2	BUSIN	IACT	ΊV	Æ.					Bus Inactivity							ty T	im	ie.													2		rw		0x	κ0
FO	WUPF	REPE	Α	Т					wakeup repe								ti	me.													2		rw		0x	(Ο



7.2.9 ADC Controller

		<u>ADC</u>
Address	Register Name	Description
0x50010D00	CONF	configuration settings for the ADC
0x50010D04	CNTRL	ADC Data Conversion Control Register
0x50010D08	<u>TSET</u>	Settling Time settings Register
0x50010D0C	DATA1	Data Out of CH1,
0x50010D10	DATA2	Data Out of CH2,
0x50010D14	DATA0345	Data Out of CH0/CH3/CH4/CH5,
0x50010D18	<u>STATUS</u>	Status Register,

7.2.9.1 CONF

0x500	10D00)														C	NC	F													^
configu	ration se	ettin	ıgs	for t	he	ADO	C. se	et th	nis ι	ıp b	efo	re s	star	ting	a c	onv	ers	ion													
31	30	29	2	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F6	5	F3		F2	F1	F0
#	Field N	lame	е						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Re	set
F6	SWSYN			sy pı	nc_ irpo	in, ose	this wit	reg	giste w sy	er w	vill k disa	e u	sed	vith I ma ve ca	inl	y fo	r de	ebu	g	w	1		rw		0x	0					
F3	SAMPO	CYC							cy 0×	cle:		0ns	s to		_	amı	olin	g tii	me	froi	m 1	to	64 (cloc	:k	3		rw		0x	2



		0x2: 4 Cycle 0x3: 8 Cycle 0x4: 16 Cycle 0x5: 32 Cycle 0x6: 48 Cycle 0x7: 64 Cycle			
F2	ATTEN	ADC input Attenuation setting. if set ADC will convert Vin/3	1	rw	0x0
F1	AUTOEN	Bias Enable mode. 0x0: Bias is Enabled Continuously 0x1: Bias is Enabled only after strb	1	rw	0x0
FO	MODE	ADC mode select. Selects the ADC operating mode. 0x0: Diffrential Mode A/D Conversion 0x1: Single Mode A/D Conversion	1	rw	0x0

7.2.9.2 CNTRL

0x500	10D04												CNT	RL												^
ADC Da	ta Convers	ion Co	ntr	ol Re	giste	er.																				
31	30 2	9 28 2	27	26 25	5 24	23	22 2	1 20	19	18	17	16	15 1	4 13	12	11 1	.0 9	8	_	6	5	4	3	2	1	0
-		- -	-		Ŀ	-		20	1-	-	F1	16	- -			F8			F7	F6	F	4	F3	F2	F1	F0
#	Field Nan	ne					Fiel	l De	scri	otio	n										Wi	dth	Acc	ess	Re	eset
F20	CH4SEL						GPI 0x0 0x1 0x2	GPI GPI GPI	4 coi 101 d 102 d 103 d	oni coni coni	cted nect nect	d to ted t ted t	ects CH4 to CH to CH to CH	14 14 14	inalo	og o	utpu	ts of	f		2		rw		О×	« 0
F16	CH2SEL						0x0 0x1 0x2	rnal LEC LEC	LEC 00 fo 01 fo	os co orwa orwa orwa	onn ard ard	ecte volta volta	ects ed to age c age c age c	CH2 onne	ctec	d to	CH2 CH2	ge c	of th	e	2		rw		0×	« О
F8	CHSEQ						to b Acc the	e co irate exte rnal 01~4 Onl Onl	nvei e VB ernal Tem 4 CH ly Ch ly Ch	AT(LEI nper 5: V 10 11	I CH 1/1 Ds, s ratu	10: B .5.86 same ure s	ects to uffer b) CH: e as (enso	ed b 2: Th VBA	andg e for Γ-VLI	gap v rwar ED)/	volta d vo 4. Cl	ge (Itag 13:	CH1: e of		6		rw		0×	¢3F



		0x8: Only CH4 0x10: Only CH5 0x21: CH1 followed by CH2 0x29: CH1 followed by CH3 0x22: CH2 followed by CH3 0x2a: CH2 followed by CH1 0x24: CH3 followed by CH1 0x2c: CH3 followed by CH2 0x31: CH1 followed by CH2 followed by CH3 0x39: CH1 followed by CH3 followed by CH2 0x32: CH2 followed by CH3 followed by CH1 0x3a: CH2 followed by CH1 followed by CH3 0x34: CH3 followed by CH1 followed by CH2 0x36: CH3 followed by CH1 followed by CH2 0x36: CH3 followed by CH2 followed by CH1			
F7	IRQCLR	IRQ Clear.	1	wo	0x0
F6	IRQENA	IRQ Enable.	1	rw	0x0
F4	STUPDLY	Startup Delay. Delay between adc getting enabled and the 1st strbi(command to start a conversion) 0x0: 1us Delay 0x1: 8us Delay 0x2: 12us Delay 0x3: 16us Delay	2	rw	0x2
F3	SYNCEDGE	Sync Edge Select. Select edge sensitivity of the sync signal. 0x0: Triggered by the posedge of the sync signal. 0x1: Triggered by the negedge of the sync signal.	1	rw	0x0
F2	SYNCENA	Sync Enable. Need to set this bit if the conversion needs to be in sync with an external sync input(ex:pwm_sig)	1	rw	0x0
F1	CONT	Continuous Convesion Enable. if set enables the continuous conversion mode, else it's a single conversion. This is only checked at the end of current conversion	1	rw	0x0
FO	CONVERT	ADC START/STATUS Register. Set to start a conversion, gets cleared at the end of single conversion. If CONT is set then this doesn't get cleared at the end of conversion. This can be read to check the current status of ADC conversion.	1	rw	0x0

7.2.9.3 TSET

0x50010D08	TSET	^
Settling Time settings Register.		



31	30	29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		F	8				F4			F)	
#	Field N	ame	е						Fie	eld	Des	scri	ptio	n												Wi	dth	Acc	ess	Re	set
F8	TGUAR	D							ch in	anr the	nel i	is se que	elec	ted,	, wł the	nile otł	swi ier i	tchi to a	ing voi	whe from d ar	n o	ne c	haı	nne		4		rw		0x3	3
F4	TCHNL								tir se	ne i que	for ence	the e, to	cor o all	ver ow	sio set	ns c	of 21	nd c	or 3 e ch	afte rd c ann CHI	han nel b	nel oefo	in t	the star		4		rw		0x0	0
FO	TCURR								af 1s se CC ba	ter t co que ONV sica	the onvence (ER) ally	posersi e wi T go it a	sed on d itho es llow	ge confither the second	of the solution of the solutio	ne s equ CEN d tl for	ync iend IA i ne s the	inp ce, c ts th tart e fire	or in the tof st c	s the before n ca time AD han	ore : ise de be C co inel	star of a twe onve in t	en ersi he	g th	е	4		rw		0x0	0

7.2.9.4 DATA1

0x500	10D0C															DA	\T <i>F</i>	۱1													^
Data Ou	ut of CH1	,,																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-							F0					
#	Field N	ame	9						Fi	eld	De	scri	ptic	n												Wie	dth	Acc	ess	Re	set
F0	DATA1								Τŀ	ne r	esu	lt o	f AE	OC c	onv	/ers	ion	of (CH1	_						12		ro		0x0)



7.2.9.5 DATA2

0x500	10D10															DA	\T <i>F</i>	12													^
Data Ou	ut of CH2	,.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-							FO					
#	Field N	ame	9						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Re	set
F0	DATA2								Tł	ne r	esu	lt o	f AC)C c	onv	ers	ion	of (CH2							12		ro		0x0)

7.2.9.6 DATA0345

0x500	10D14														D	4 T.	Α0	34	5												^
Data O	ut of CH0	/CH	13/0	CH4,	/CH	5,.																									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	-							F0					
#	Field N	ame	9						Fi	eld	Des	crij	otio	n												Wie	dth	Acc	ess	Re	set
F0	DATA0	345											f AD on C					of (CH0	/CF	13/C	:H4,	/CH	5		12		ro		Oxí	ס

7.2.9.7 STATUS

0x500	10D18													5	ST/	λTI	JS													^	
Status F	Register,.																														
31	30	29	28 2	27 26	5 25	24	23	22	21	20 2	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	



-			I	1	FO
#	Field Name	Field Description	Width	Access	Reset
F1	FSM	current state of the ADC Sequencer.	6	ro	0x0
F0	CONVDONE	The set Sequence of Conversions is Done. if set gets cleared with IRQCLR	1	ro	0x0

7.2.10 I/O Configuration & DFT pin control

	<u>IOCTRLA</u>	
Address	Register Name	Description
0x50011000	GPIO1	GPIO Pin 1 Control
0x50011004	GPIO2	GPIO Pin 2 Control
0x50011008	GPIO3	GPIO Pin 3 Control
0x5001100C	GPIO4	GPIO Pin 4 Control
0x50011010	LIN	LIN Pin Control
0x50011014	LED	LED Pin Control
0x50011018	ANALOGTESTMUXOVERRIDE	Analog Testmux Override



7.2.10.1 GPIO1

0x500	11000)															G	GPI(01	L														^
GPIO P	in 1 Cont	trol.	GP	IO F	Pin	1 ha	as fo	our	sep	er	ate	driv	e	rs: (ΞPI	0 0	ò	ntro	lle	r, F	ΡW	/M (Conf	tro	ller	,Τε	estr	nux	an	d LIN	NM_	RXD.		
31	30	29	28	27	26	25	24	23	3 22	2:	1 2	0 19)	18	17	16	1	L5 1	4 1	L3	12	11	10	9	8	7	, (6	5	4	3	2	1	1 0
-			F2	4				-	-	-	-			-	-	-				-	-	-	-	-	-		F6		5	F4	F3	F2		F0
#	Field N	lam	e						Fi	ielo	d D	escri	ip	tio	1														Νi	dth	Ac	cess	F	Reset
F24	MUXSE	ΞL							Se	ele	cts	deb	uį	g siį	gna	l to	bk	be o	utp	ut	or	n gp	io1.						7		rw		c)x0
F6	PWM_	SEL							0: 0: 0:	x0: x1: x2:	PV PV PV	/M (Ch Ch Ch	nan nan nan	nel nel	0 se 1 se	ele ele	or P ecte ecte ecte	d ir d ir	n P n P	W	M h M h	ard ard	wa wa	re r re r	no no	de.		2		rw		C)x0
F5	RDENA	\							0:	x0:	Di		e I					on th											1		rw		С)x0
F4	PDENA								0:	x0:	Di		e :	100	K C			Pull Pull [1		rw		С)x0
F3	PUENA								0:	x0:	En		1	100	(0	hm	P	w). Pull l Pull											1		rw		С)x1
F2	LINM_S	SEL							LI	NN	ИС	onn	ec	ctio	n S	ele	ct	: .											l		rw		C)x0
FO	нwмс	DDE							0: tc B: P: 0: G: G: th	x0: o th ari ull- x1: PIC x2: ne (GF um Do PV D. Te GPI em	on con	th ar M ux E	ode Out ne d re co lode K M	. 'G pu ire ont e. 'F ode Aloc	t Er ctic roll PWI e. 'E cce	na on eo M	Barionable Substitution bit Substitution between the substitution betwe	s c Re GF iur Te st v t	con ead PIO m' v estr be est	itro Er re wri mu er	olled nab egist ites ix' w nabl ux d	d by e, P er i dat vrite ed i	GPullen IC n IC a to es d n t	PIO -Up OCT o th lata he	, ai RL ie	nd A.		2		rw		С)x0



	GPIO1_LINM_SEL=1 : Single wire mode, LINM RXD/LINM TXD, Open-drain output.		

7.2.10.2 GPIO2

0x500	11004	ļ														GF	10	2													^
GPIO Pi	in 2 Cont	rol.	GP	10 F	Pin 2	2 ha	as fo	our	sep	era	te d	lrive	ers:	GPI	οс	ont	roll	er,	РW	/M (Cont	roll	er,	Tes	tm	ux ar	nd LII	NM_T	ΓXD.		
31	30	29	28	27	26	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-	-	-	-	-	-	-	F	6	F5	F4	F3	-	F	0
#	Field N	am	е						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Re	set
F6	PWM_:	SEL							0> 0> 0>	(0: F	IW9 IW9 IW9	М С М С	Char Char Char	nnel nnel	0 se 1 se	elec elec	ted ted	in in	PW PW	/I h /M /M	nard nard	lwa Iwa	re r re r	noc noc	le. le.	2		rw		0x0	0
F5	RDENA			0>		Disa	ble	Rea													1		rw		0x(0					
F4	PDENA								0>	(O: [Disa	ble	100 100	OK C												1		rw		0x(0
F3	PUENA								0>	(O: E	nal	ble	le (a 100 100	ΚО	hm	Pul	l U									1		rw		0x:	1
FO	нwмс	DE							Ox to Ba Pu Ox	(0: (the ariu ull-C	GPI(e GF m v Oow	O M PIO. ria t rn a	Ou he o	e. 'G tpu dire ont	t Er ctio	nabl n b ed k	e is it. F	coi Read SPIC	ntr d E O re	ds a olle nab egist	d by e, P er i	GP ull- n IC	IO Up,	an RLA	d	2		rw		Oxt	0



	0x2: Testmux Mode. 'Digital Testmux' writes data to the GPIO. DEBUG Access must be enabled in the system control block to allow testmux outputs. 0x3: LINM TXD.				
--	---	--	--	--	--

7.2.10.3 GPIO3

0x500	11008	GPIO3			^
GPIO P	in 3 Control. GPIO Pin 3 has four	seperate drivers: GPIO Controller, PWM Controller , Testm	ux and LI	NS_RXD.	
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4	3 2	1 0
-		F6	F5 F4	F3 F2	F0
#	Field Name	Field Description	Width	Access	Reset
F6	PWM_SEL	PWM output selection for PWM hardware mode. 0x0: PWM Channel0 selected in PWM hardware mode. 0x1: PWM Channel1 selected in PWM hardware mode. 0x2: PWM Channel2 selected in PWM hardware mode. 0x3: Reserved.	2	rw	0x0
F5	RDENA	read enable. 0x0: Disable Read path on the GPIO 0x1: Enable Read path on the GPIO	1	rw	0x0
F4	PDENA	pulldown enable. 0x0: Disable 100K Ohm Pull Down 0x1: Enable 100K Ohm Pull Down	1	rw	0x0
F3	PUENA	pullup enable (active-low). 0x0: Enable 100K Ohm Pull Up 0x1: Disable 100K Ohm Pull Up	1	rw	0x1
F2	LINS_SEL	LINS Connection Select.	1	rw	0x0
FO	HWMODE	hardware mode. 0x0: GPIO Mode. 'GPIO Barium' reads and writes data to the GPIO. Output Enable is controlled by GPIO Barium via the direction bit. Read Enable, Pull-Up, and Pull-Down are controlled by GPIO register in IOCTRLA. 0x1: PWM Mode. 'PWM Barium' writes data to the GPIO. 0x2: Testmux Mode. 'Digital Testmux' writes data to the GPIO. DEBUG Access must be enabled in the system control block to allow testmux outputs. 0x3: LINS_SEL=0: LINS RXD; LINS_SEL=1: Single wire mode, LINS RXD/LINS TXD, Open-drain output.	2	rw	0x0



7.2.10.4 GPIO4

0x500	1100C	GPIO4			<u>^</u>
GPIO Pi	in 4 Control. GPIO Pin 4 has four	seperate drivers: GPIO Controller, PWM Controller ,Testmu	ıx and LIN	NS_TXD.	
31		22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4	3 2	1 0
-		F6	F5 F4	F3 -	F0
#	Field Name	Field Description	Width	Access	Reset
F6	PWM_SEL	PWM output selection for PWM hardware mode. 0x0: PWM Channel0 selected in PWM hardware mode. 0x1: PWM Channel1 selected in PWM hardware mode. 0x2: PWM Channel2 selected in PWM hardware mode. 0x3: Reserved.	2	rw	0x0
F5	RDENA	read enable. 0x0: Disable Read path on the GPIO 0x1: Enable Read path on the GPIO	1	rw	0x0
F4	PDENA	pulldown enable. 0x0: Disable 100K Ohm Pull Down 0x1: Enable 100K Ohm Pull Down	1	rw	0x0
F3	PUENA	pullup enable (active-low). 0x0: Enable 100K Ohm Pull Up 0x1: Disable 100K Ohm Pull Up	1	rw	0x1
FO	HWMODE	hardware mode. 0x0: GPIO Mode. 'GPIO Barium' reads and writes data to the GPIO. Output Enable is controlled by GPIO Barium via the direction bit. Read Enable, Pull-Up, and Pull-Down are controlled by GPIO register in IOCTRLA. 0x1: PWM Mode. 'PWM Barium' writes data to the GPIO. 0x2: Testmux Mode. 'Digital Testmux' writes data to the GPIO. DEBUG Access must be enabled in the system control block to allow testmux outputs. 0x3: LINS TXD	2	rw	0x0

7.2.10.5 LIN

0x500	11010															L	.IN														^
LIN Pin	Control.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F31	-	-	-	-	-	-	F24	-	-	-	-	-	-	F17	F16	j -	F14	F13	F12	-	-	-	F8	-	F6	F5	-	F3	-	-	F0



#	Field Name	Field Description	Width	Access	Reset
F31	PMODE	LIN Power Mode. Control LINS/LINM power state in hibernate mode. 0x0: Regardless of the related enable bits, LIN TX analog parts will be shut-down in hibernate mode, unless any LIN dominant signal is detected. 0x1: LIN TX analog parts are still controlled by theirs corresponding enable bits.	1	rw	0x0
F24	SWON_LOCK	SWON Lock Bit.	1	rw	0x0
F17	DS_SWON	LIN Downstream Switch On. 0x0: Downstream only switch on, only take effect when SWON = 0. 0x1: Downstream only switch off,only take effect when SWON = 0.	1	rw	0x0
F16	SWON	LIN Dual Mode Switch On.	1	rw	0x0
F14	LINM_RXENA	LIN receive enable.	1	rw	0x0
F13	LINM_TXENA	LIN transmit enable.	1	rw	0x0
F12	LINM_PU1K_ENA	LIN 1K pullup enable.	1	rw	0x0
F8	LINM_HWMODE	LIN Master hardware mode. 0x0: Hardware Mode Disabled. GPIO Barium Peripheral writes/reads the LIN I/O pin. 0x1: Hardware Mode Enabled. LIN peripheral writes/read the LIN I/O pin.	1	rw	0x0
F6	LINS_RXENA	LIN receive enable.	1	rw	0x0
F5	LINS_TXENA	LIN transmit enable.	1	rw	0x0
F3	LINS_PU30K_ENA	LIN 30K pullup enable.	1	rw	0x0
F0	LINS_HWMODE	LIN Slave hardware mode. 0x0: Hardware Mode Disabled. GPIO Barium Peripheral writes/reads the LIN I/O pin. 0x1: Hardware Mode Enabled. LIN peripheral writes/read the LIN I/O pin or GPIO3/4.	1	rw	0x0

7.2.10.6 LED

0x500	11014															L	ED														^
LED Pin	ED Pin Control. 31																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F8	-		F4		-		F0	
#	Field N	am	е						Fic	eld	Des	crip	otio	n												Wie	dth	Acc	cess	Re	set



F8	SENSE_ENA	LED Forward Voltage Sense Enable. Set to enable LED forward voltage sense module.	1	rw	0x1
F4	DATA	LED Data Out. When the LED hardware mode is disabled, then the data in this register bit is used to drive the LED driver. Each bit controls the corresonding LED Channel respectively.	3	rw	0x0
FO	HWMODE	LED hardware mode. LED Hardware Mode Enable. Each bit controls the corresponding LED Channel respectively. 0x0: Hardware Mode Disabled. LED_DATA register drives the LED Data Output pin. Read is not available on this pin. 0x1: Hardware Mode Enabled. PWM_BARIUM peripheral drives the LED Data Output pin. Read is not available on this pin.	3	rw	0x0

7.2.10.7 ANALOGTESTMUXOVERRIDE

0x50011018 ANALOGTESTMUXOVERRIDE

Analog Testmux Override. This register controls the multiplexers for analog signals. The select bit allows firmware to control the corresponding select field (in other words, firmware control).

7.2.11 System configuration and retention memory

		SYSCTRLA
Address	Register Name	Description
0x50012000	<u>RETAINO</u>	Retained data 0
0x50012004	RETAIN1	Retained data 1
0x50012008	DEBUG ACCESS KEY	Debug access key
0x5001200C	DEBUG ACCESS ENABLED	Debug access enabled



0x50012010	TRIM ACCESS KEY	Trim access key
0x50012014	TRIM ACCESS ENABLED	Trim access enabled
0x50012018	PMU TRIM	PMU trim values
0x5001201C	LF OSC TRIM	Trim controls for the low frequency (32KHz) oscillators
0x50012020	HF OSC TRIM	Trim controls for the high frequency (16MHz) oscillator
0x50012024	LED0	Trim controls for the high voltage LED IO
0x50012028	LED1	Trim controls for the high voltage LED IO
0x5001202C	LIN	LIN IO Control
0x50012030	DFTCODE	DFT Unlock Code
0x50012034	DFT ACCESS ENABLED	DFT access enabled
0x50012038	DFTTESTMODESTART	DFT Mode Start
0x5001203C	NAME	ASIC name
0x50012040	REV	Silicon Revision
0x50012044	BORTESTMODE	BOR Testmode Enable

7.2.11.1 RETAINO

0x500	12000														R	ET	ΊΑΙ	NO													^	
Retaine	ed data 0).																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	



-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F)
#	Field Name								Fie	eld	Des	scrij	otio	n												Wi	dth	Access	Reset
FO	RETAIN	10							(e	g c	ont	e sc ent any	s re	tair	ed	in F	libe	rna							d	4		rw	0x0

7.2.11.2 RETAIN1

0x500	12004														R	RET	ΊΑΙ	N1													^
Retaine	ed data 1																					-									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-(-	-	-	-	-	-	-	-	-	-	-	-	-	-		FC)	
#	Field N	am	e						Fie	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
FO	RETAIN	11											ratc iode													4		rw		0x()

7.2.11.3 DEBUG_ACCESS_KEY

0x500	12008												DI	ЕΒΙ	UG	_ A	CC	CES	S_	KE	Υ										^
Debug	access ke	≘y.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F31	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		F()	
#	Field N	am	e						Fi	eld	Des	scri	ptio	n												Wi	dth	Acc	ess	Re	set
F31	DEBUG	_LC	СК						Se	et O	nly	bit.	Set	thi	is bi	it to	loc	k D	EBL	JG_	COE	DE k	its.			1		rw		0x0)



F0	DEBUG_ACCESS_KEY	Write the value 0x5 to this register to enable debug options. Write any other value to disable the debug options.	4	rw	0x0	
----	------------------	---	---	----	-----	--

7.2.11.4 DEBUG_ACCESS_ENABLED

0x500	1200C											DE	Вι	JG	_A	CC	ES	S_	ΕN	ΑE	BLE	D									^
Debug	access er	nabl	ed.																												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	Q	-	-	<u> </u>	(-(-	-	-	-	-	-	-	-	_	-	-	-	-	F0
#	Field N	ame	9						F	iel	d D	esci	ript	ion												Wi	dth	Aco	ess	Re	set
F0	DEBUG	_AC	CES	SS_E	NAI	BLEI	D		А	st	atu	s fla	ıg t	nat	is s	et w	/he	n de	ebu	g ac	cces	s is	ena	ble	d	1		ro		0x(0

7.2.11.5 TRIM_ACCESS_KEY

0x500	12010											Т	RII	VI_	_A(CCE	ESS	5_k	(E)	1										^
Trim ac	ccess key																													
31	30	29	28	27	26 2	5 24	1 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F31																F)													
#	Field N	lame	2		eld	Des	crip	otio	n												Wi	dth	Acc	ess	Res	et				
F31	TRIM_I	LOCI	K			Se	et O	nly	bit.		ite	1 to	thi	s bi	t to	loc	k T	RIM	C(DDE	bit	s.	1		rw		0x0			



7.2.11.6 TRIM_ACCESS_ENABLED

0x500	12014											TI	RII	VI_	AC	CE	SS	_E	N.	λBI	LEC)									^
Trim ac	ccess ena	ble	d.																												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0
#	Field N	am	e						Fi	eld	Des	scrij	otio	n												Wi	dth	Ac	cess	Re	set
F0	TRIM_/	٩CC	ESS	_EN	NAB	LED)		Α	sta	tus	flag	tha	at is	set	wh	en	trim	n ac	ces	s is	ena	ble	d		1		ro		0x	0

7.2.11.7 PMU_TRIM

0x500	12018														PΝ	ΛU	_T	RI	M												^
PMU tr	im value	s.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-)-	-	-	-	-	-	-			F	8			-		F4		-	-	-	-
#	Field N	am	e						Fi	eld	Des	scri	otio	n												Wi	dth	Acc	ess	Re	set
F8	RESIST	OR_	_TRI	M						21 R 21 ci			Trir	n. S	ele	cts 1	the	res	isto	or tri	im v	'alu	e fc	or th	ne	6		rw		0x2	20
F4	TRIM											p Tr e cii			ects	s the	e tri	im	valu	ie fo	or th	ie b	and	d ga	р	3		rw		0x4	4



7.2.11.8 LF_OSC_TRIM

0x500	1201C													L	F_(os	C _	TR	IIV	l											^
Trim co	ntrols fo	r th	e lo	w f	req	uen	су ((32ŀ	〈Ηz) os	cilla	ator	s.																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			F0		
#	Field N	amo	e						Fi	eld	Des	scrij	otio	n												Wi	dth	Acc	ess	Re	set
F0	TRIM_I	_F_F	RC						10	ЖН	z R(C os	cilla	ator	trii	m.										5		rw		0x1	12

7.2.11.9 HF_OSC_TRIM

0x500	12020													Н	F_	OS	C_	TF	RIIV	1											^
Trim co	ontrols fo	r th	ne h	igh	fred	que	ncy	(16	МН	lz) c	sci	lato	or.																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	7	-	-	-	-	-	-	-	-	-	>	-	-	-	-	-	-	-	-					F0			
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Res	set
F0	TRIM_I	HF_	RC						Hi	igh I	Fred	que	ncy	RC	Oso	cilla	tor	trin	n.							8		rw		0x8	30

7.2.11.10 LED Control 0





#	Field Name	Field Description	Width	Access	Reset
F31	TRIMO_OFFMODE	High Voltage LED0 Off Mode. 0x0: LED0 off current is only enabled when LED0 forward voltage is connected to ADC CH2. 0x1: LED0 off current is always enabled.	1	rw	0x0
F25	TRIMO_OFF	High Voltage LEDO Off trim (100uA step). Set the current source when LED switched off(No emitting visible light).	5	rw	0x0
F16	TRIM0	High Voltage LED0 trim (100uA step).	9	rw	0x78
F4	BIAS_REG	High Voltage LED bias select register. If LED_BIAS_SEL is set, then LED_BIAS_REG allows override access to the LED BIAS signal.	3	rw	0x0
FO	BIAS_SEL	High Voltage LED bias select. 0x0: The LED Bias is enabled and disabled by the pmu hardware state machine by default. 0x1: The value of the LED_BIAS_REG field is what is used to drive the LED_BIAS signal. (override mode)	3	rw	0x0

7.2.11.11 LED Control 1

0x500	12028	LED1			^
Trim co	ntrols for the high voltage LED IC				
31 F31	30 29 28 27 26 25 24 23 - F25	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 F(3 2	1 0
#	Field Name	Field Description	Width	Access	Reset
F31	TRIM2_OFFMODE	High Voltage LED2 Off Mode. 0x0: LED2 off current is only enabled when LED2 forward voltage is connected to ADC CH2. 0x1: LED2 off current is always enabled.	1	rw	0x0
F25	TRIM2_OFF	High Voltage LED2 Off trim (100uA step). Set the current source during LED switched off(No emitting visible light).	5	rw	0x0
F16	TRIM2	High Voltage LED2 trim (100uA step).	9	rw	0x78
F15	TRIM1_OFFMODE	High Voltage LED1 Off Mode. 0x0: LED1 off current is only enabled when LED1 forward voltage is connected to ADC CH2. 0x1: LED1 off current is always enabled.	1	rw	0x0
F9	TRIM1_OFF	High Voltage LED1 Off trim (100uA step). Set the current source when LED switched off(No emitting visible light).	5	rw	0x0
F0	TRIM1	High Voltage LED1 trim (100uA step).	9	rw	0x78



7.2.11.12 LIN

0x500	1202C															L	.IN															^
LIN IO (Control.																							<								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	1	2 11	10	9	8	7	7 6		5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- -	-	-	-		F6		F	4	F	2	F	0
#	Field N	am	e																			Wic	ith	Acc	ess	Re	set					
F6	LINMT)	Х_В	IAS ₋																2		rw		0x0	ס								
F4	LINSTX	_BI/	AS_	во	OST				0x 0x 0x	urre (0: 1 (1: 1	nt. ~10 ~12! ~15	9 IO 0 m 5 m 0 m 5 m	A A A	Bias	se	lect	. Se	lect	t L	IN IC	ХΤ	(Pul	l Do	ЭW	/n		2		rw		0x()
F2	TXLINM	1_D	R_S	iLO	PE				0)	N M (0: 1 (1: 1 (2: 1 (3: 1	~5 u ~0.6 ~50	is i us ns	O D	rive	e Slo	ope	sel	ect.	•								2		rw		0x2	2
FO	TXLINS _.	_DR	R_SL	.OP	Έ				0x 0x 0x	N SI (0: 1 (1: 1 (2: 1 (3: 1	~5 u ~0.6 ~50	is i us ns	Dri	ve S	lop	e se	elec	t.									2		rw		0x2	2



7.2.11.13 DFTCODE

0x500	12030														D	FT	CC	DI	E												^
DFT Un	lock Cod	e.																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F31	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-					F0			
#	Field N	am	е						Fi	eld	Des	cri	otio	n												Wi	dth	Ac	cess	Re	eset
# F31	Field N								Se	et O	Des Only g bit	bit.			1 to	o th	is bi	it to	loc	ck D	FT I	rela	ted			Wi	dth	rw	cess	Ox	

7.2.11.14 DFT_ACCESS_ENABLED

0x500	12034											C)F1	Γ_ <i>!</i>	AC(CE!	SS_	_E1	NΑ	BL	ED										^
DFT acc	cess enal	oled	l.																												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0
#	Field N	am	e						Fi	eld	Des	crij	otio	n												Wi	dth	Acc	ess	Re	set
F0	DFT_A	CCE	SS_	ENA	ABLE	ED			Α	stat	us '	flag	tha	at is	set	wh	en	DFT	aco	cess	s is e	enal	bled	d.		1		ro		0xl	0



7.2.11.15 DFTTESTMODESTART

0x500	12038												DF	TT	ES	ΤN	10	DE	ST	ΆF	₹T										^
DFT Mc	ode Start																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0
#	Field N	am	е						Fi	eld	Des	crip	otio	n												Wi	dth	Aco	ess	Re	set
FO	DFTTES	ΣТМ	OD	EST	`AR]	Γ			se m be er pr AS	et, the ode conable code of the code of th	he I, e to nfig led, esso peri	/O o DF1 gure the r w	Con Ted a AS ill lo	figuest N s a . IC v ose s. A	Irati Mod JTA vill the chi	ion le. 7 G in be k abi p p	will The Iter Tou lity	sw Ger face nda to c	itch nera e. O ry t com /cle	from Property of the Property	the m A urpo Tes nina nica equ	appose at Mate	ica I/O Iod an wit	tion s w e is d th h ar	ill ne	1		wo		Oxt	0

7.2.11.16 NAME

0x500	1203C	NAME			<u>^</u>
ASIC na	ame.				
31	30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4	3 2	1 0
		FO			
#	Field Name	Field Description	Width	Access	Reset
FO	NAME	ASIC name. A read from this register will return the ASIC name	32	ro	N/A



7.2.11.17 REV

0x500	12040															R	REV	′													^
Silicon	Revision	•																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-									F	0						
#	Field N	am	e						Fi	eld	Des	crij	otio	n												Wi	dth	Acc	ess	Re	set
F0	REV																	this AS(_					'n		16		ro		N/	A

7.2.11.18 BORTESTMODE

0x500	12044													ВС)R	TE	ST	M	OD	E											^
BOR Te	stmode	Ena	ble.																>												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	+	-	-	·	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F0
#																															
FO	ENABO	RTE	ESTI	мо	DE				Ox B(Ox	0: E DR i :1: E	BOF s fr BOF	R Te om R Te	stm Bar	ode ode	Di: ap En	sab (Fu abl	ncti ed:	ona Ref	al M ere	lode nce	e Vo e) Vol					1		rw		Oxí	0



7.2.12 GPIO bit control & configuration

	<u>GPI</u>	<u>o</u>
Address	Register Name	Description
0x50018000	<u>GPADATA</u>	GPIO Port A Data
0x50019000	GPAP03	GPIO Port A Pin 0-3 Control
0x50019004	GPAP74	GPIO Port A Pin 4-7 Control

7.2.12.1 GPADATA

0x500	18000														G	РΑ	D#	AT#	4												^
GPIO PO	ort A Dat	ta. b	oit[C)] G	PIO	1 PI	N, k	oit[1	Լ] G	PIO	2 PI	IN,	bit[2] L	IN_	IN I	PIN,	bit	[3]	LIN_	_0U	ΤP	IN,	bit[4] (GPIO:	3 PIN	I, bit[[5] GI	PIO4	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	+		-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			F	0		
#	Field N	am	е						Fi	eld	Des	cri	ptio	n												Wi	dth	Acc	ess	Re	set
FO	GPADA	TΑ							Po	ort A	da	ıta.														6		dua	al	0x0)

7.2.12.2 GPAP03

0x5001900 0	GPAP03	_
GPIO Port A Pin 0-3 Control.		



31	30	29	28	27	26	2.	5 24	1 2	22	21	20	19	18	17	16	1 5	14	13	3 12	11	10	9	8	7 6	5 5	4	3	2	1	0
-	F30	F2 9	F2 8	F2 7	F2 6	F:	2 F2	-	F2 2	F2 1	F2 0	F1 9	F1 8	F1 7	F1 6	-	F1 4	F1 3	1 F1 3 2	F1 1	F1 0	F 9		- F	F5	F4	F3	F2	F1	FO
#	Field N	ame	9						F	eld I	Desc	ript	ion												Wi h	dt	Acc s	es	Re t	ese
F30	GPAHV	VSYI	NC[3	3]					L	N_O	UT I	PIN	hard	lwa	re s	nc	hro	niz	zatior	ı en	able	<u>.</u>			1		rw		0×	(O
F29	GPAAC	TDE	T[3]	l					L	N_O	UTI	PIN	activ	vity	inte	rru	ıpt.								1		ro		N,	/A
F28	GPACLI	R[3]							Α		lear	: inl	cude	es a	syn	chr	onc		s rese lowin	_			nich		1		wo		0×	ίO
F27	GPAFE	[3]							L	N_O	UTI	PIN ·	falliı	ng e	dge	en	able	е.							1		rw		0×	(O
F26	GPARE	[3]							L	N_O	UT I	PIN	risin	g ec	dge	ena	able								1		rw		0×	ίO
F25	GPAIE[3]							L	N_O	UT I	PIN	inte	rrup	t m	ask	ζ.								1		rw		0×	αO
F24	GPADII	R[3]							N	οτ ι	JSEC). SE	E IC	CTF	RL R	kLII	N_e	na	& Tx	LIN_	_ena	э.			1		rw		0×	ίO
F22	GPAHV	IYZV	NC[2	2]					L	N_IN	I PII	N ha	rdw	are	syn	chr	oni	zat	tion e	nab	le.				1		rw		0×	αO
F21	GPAAC	TDE	T[2]]					L	N_IN	I PIN	N ac	tivit	y int	terr	upt									1		ro		N,	/A
F20	GPACLI	R[2]							Α		lear	: inl	cude	es a	syn	chr			s rese lowin	_			nich		1		wo		0×	ίO
F19	GPAFE	[2]							L	N_IN	I PII	ง fal	ling	edg	e ei	nab	ole.								1		rw		0×	ίO
F18	GPARE	[2]							L	N_II	l PII	N ris	ing	edge	e en	ab	le.								1		rw		0×	άO
F17	GPAIE[2]							L	N_IN	I PII	N int	erru	ıpt ı	mas	k.									1		rw		0×	(O
F16	GPADIF	R[2]							N	отι	JSEC). SE	E IC	CTF	RL R	ĸLII	N_e	na	. & Тх	LIN	_ena	э.			1		rw		0×	(O
F14	GPAHV	VSYI	NC[1	1]					G	PIO2	. PIN	l ha	rdw	are	syno	hr	oniz	ati	ion e	nab	le.				1		rw		0×	(Ο
F13	GPAAC	TDE	T[1]	l					G	PIO2	PIN	l act	ivity	/ int	erru	ıpt	•								1		ro		N,	/A



F12	GPACLR[1]	GPIO2 PIN interrupt clear. Autoclear: inlcudes a synchronous reset signal which clears the register on the cycle following write.	1	wo	0x0
F11	GPAFE[1]	GPIO2 PIN falling edge enable.	1	rw	0x0
F10	GPARE[1]	GPIO2 PIN rising edge enable.	1	rw	0x0
F9	GPAIE[1]	GPIO2 PIN interrupt mask.	1	rw	0x0
F8	GPADIR[1]	GPIO2 PIN output enable.	1	rw	0x0
F6	GPAHWSYNC[0]	GPIO1 PIN hardware synchronization enable.	1	rw	0x0
F5	GPAACTDET[0]	GPIO1 PIN activity interrupt.	1	ro	N/A
F4	GPACLR[0]	GPIO1 PIN interrupt clear. Autoclear: inlcudes a synchronous reset signal which clears the register on the cycle following write.	1	wo	0x0
F3	GPAFE[0]	GPIO1 PIN falling edge enable.	1	rw	0x0
F2	GPARE[0]	GPIO1 PIN rising edge enable.	1	rw	0x0
F1	GPAIE[0]	GPIO1 PIN interrupt mask.	1	rw	0x0
F0	GPADIR[0]	GPIO1 PIN output enable.	1	rw	0x0

7.2.12.3 GPAP74

0x500	19004														(GP/	AP:	74													^
GPIO Po	ort A Pin	4-7	Co	ntro	ol.																										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F14	F13	F12	F11	F10	F9	F8	-	F6	F5	F4	F3	F2	F1	F0
#	Field N	am	е						Fi	eld	Des	scri	otio	n												Wi	dth	Acc	ess	Res	set



F14	GPAHWSYNC[5]	GPIO4 PIN hardware synchronization enable.	1	rw	0x0
F13	GPAACTDET[5]	GPIO4 PIN activity interrupt.	1	ro	N/A
F12	GPACLR[5]	GPIO4 PIN interrupt clear. Autoclear: inlcudes a synchronous reset signal which clears the register on the cycle following write.	1	wo	0x0
F11	GPAFE[5]	GPIO4 PIN falling edge enable.	1	rw	0x0
F10	GPARE[5]	GPIO4 PIN rising edge enable.	1	rw	0x0
F9	GPAIE[5]	GPIO4 PIN interrupt mask.	1	rw	0x0
F8	GPADIR[5]	GPIO4 PIN output enable.	1	rw	0x0
F6	GPAHWSYNC[4]	GPIO3 PIN hardware synchronization enable.	1	rw	0x0
F5	GPAACTDET[4]	GPIO3 PIN activity interrupt.	1	ro	N/A
F4	GPACLR[4]	GPIO3 PIN interrupt clear. Autoclear: inlcudes a synchronous reset signal which clears the register on the cycle following write.	1	wo	0x0
F3	GPAFE[4]	GPIO3 PIN falling edge enable.	1	rw	0x0
F2	GPARE[4]	GPIO3 PIN rising edge enable.	1	rw	0x0
F1	GPAIE[4]	GPIO3 PIN interrupt mask.	1	rw	0x0
F0	GPADIR[4]	GPIO3 PIN output enable.	1	rw	0x0

7.2.13 Block Transfer Engine

	<u>BTE</u>	
Address	Register Name	Description
0x50000080	BTE CTRL	BTE Control Register
0x50000084	BTE SRAM ADDR	BTE SRAM Address Register



7.2.13.1 BTE_CTRL

	T DIE_	•	• • • •																														
0x500	08000															В	TE	_C	TF	RL													^
I	ntrol Reg to this re					_			1 01	nly	be	writ	ter	n if t	her	e is	no	on _į	goi	ng	rar	nsf	er.	lf t	he	вте	is t	trans	ferri	ng da	ata, a	ny	
31	30	29	28	3 27	20	6	25	24	23	3 2 2	21	20	19	18	17	16	15	14	13	3 12	2 1	1 3	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	F2	7 F2	:6 F	F25	F24	1			F	16					•								F	0						
#	Field N	am	e							ı	ielo	l De	scr	ipti	on													W	idth	Ac	cess	Re	set
F27	START																	whe						. T	he	bit		1		rw		0x0)
F26	BLOCK	ING								t t	MCL he I MCL	J. If ploc J wa d co	the k tr iits mp	ans onl	CU t fer y ur es a	ries is c ntil nd t	s to om the the	usfer use uplet rer n w	e th :e. nai	ne b If n inde	us, ot s er o	it set f t	will , th he (sta en cur	all u the ren	unti e it	I	1		rw		Oxí	D
F25	TX_DIR	ł									ran ASIC				ion	. If s	set	the	n S	RAI	√ 1->	·AS	SIC (oth	ierv	vise	ì	1		rw		0x0	ס
F24	INC_A	DDR																ess i o if t		-	-			-	-	-		1		rw		0x0)
F16	BXNUN	Л								ſ	Num	ber	of	32-	bit	wor	ds	to t	rar	nsfe	r.							8		rw		0x(ס
F0	BXADD)																LSB The								bit	S	16		rw		0x0)

7.2.13.2 BTE_SRAM_ADDR

0x50000084	BTE_SRAM_ADDR	<u>^</u>



BTE SRA	AM Addr	ess	Reg	ister																						
31	30	29	50														1 0									
-	-	-	-																							
			28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 FO																							
#	FO														Reset											

7.2.14 General purpose timer0

	<u>TIMERO</u>	
Address	Register Name	Description
0x50020000	COUNT	Count
0x50020004	CFG	Config

0x500	20000)														co	UI	ΝT													^
Count.																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															F0																
#	Field N	lam	e						Fie	eld	Des	crip	otio	n												Wi	dth	Acc	cess	Re	set
F0	COUN	Γ							Cc	unt	t.															32		rw		0xl	0



0x500	20004															C	FG	;													^
Config.																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	<u>(</u>	-	-	-	-	F0
#	Field N	am	e						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
F0	ENA								Er	nabl	le.															1		rw		0x(0

7.2.15 General purpose timer1

	TIMER1	
Address	Register Name	Description
0x50020008	COUNT	Count
0x5002000C	<u>CFG</u>	Config

0x500	20008	3													co	10	NT													^
Count.																														
31	30	29	28 2	27 26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



		FO			
#	Field Name	Field Description	Width	Access	Reset
F0	COUNT	Count.	32	rw	0x0

0x500	2000C															C	FG	ì													^
Config.																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	_	-	<	۱- (-	-	-	-	-	-	J	-	-	-	-	-	-	F0
#	Field N	am	е						Fi	eld	Des	cri	otio	n												Wi	dth	Acc	ess	Re	set
F0	ENA								Er	nabl	e.															1		rw		0x(0

7.2.16 General purpose timer 2

	TIMER2	
Address	Register Name	Description
0x50020010	COUNT	Count
0x50020014	<u>CFG</u>	Config



0x500	20010															co	UI	ΝT													^
Count.	ount.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FO																														
# Field Name Field Des												scri	ptic	n												Wi	dth	Acc	ess	Re	set
F0	COUNT	Γ							Co	Count. 32 rw												1	0x(כ							

0x500	20014															C	FG	ì													^
Config.	3 .																														
31	30	22 21 20 19 18 17 10						16	15	15 14 13 12 1				10 9		8	7	6	5	4	3	2	1	0							
-	-	-	-	-	7	-	-	-	-													-	-	-			-	F0			
#	Field N	Fi	Field Description															Wi	dth	Acc	cess	Reset									
F0	ENA										e.															1		rw		0x0	

7.2.17 MCU Watchdog Timer

WDT1



Address	Register Name	Description
0x50020018	<u>CFG</u>	Config
0x5002001C	KEY	Key

0x500	20018															C	FG	ì													٨
Config.																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	Ŷ	-	-	-	-	-	-	-	•	-	-	-	F	3	F2	F1	F0							
#	Field Name Field Description																						Width		Access		Reset				
F3	PRESET	Preset. Defines the watchdog timeout period 0x0: 13 0x1: 19 0x2: 22 0x3: 32														13 19	2		rw		0x(0									
F2	RSTFLAG Reset flag.															1		rw		0x0	0										
F1	RSTEN							Reset enable.													1		rw		0x0						
F0	ENA	_						Enable.														1		rw		0x0					





		FO			
#	Field Name	Field Description	Width	Access	Reset
F0	KEY	Кеу.	32	rw	0x0

7.2.18 Flash Programming/Erase Control

		<u>FLASH</u>
Address	Register Name	Description
0x50020020	FLADDR	Destination address for flash write / erase operation
0x50020024	FLWRDT	Flash data to be written
0x50020028	UNLBWR	Flash data unlock register
0x5002002C	BWRSTRT	Flash write start register
0x50020030	UNLSER	Flash sector erase unlock register
0x50020034	<u>SERSTRT</u>	Flash sector erase start register
0x50020040	FLSCTRL	Flash control register
0x50020044	FLSCP	Flash code protection register
0x50020050	FLS UNLOCK CTRL OP	Flash Unlock Control Operation Register
0x50020054	CTRL OP	Flash Control Operation Register
0x50020058	TRIM	Flash Trim Register



7.2.18.1 FLADDR

0x500	20020															FLA	DD	R													^
Destina	ition add	lres	s fo	r fla	ash	wri	te /	era	se (ope	ratio	on.																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 1	L3 1	12 1	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-										FC)						
#	Field N	am	e						Fi	eld	Des	crip	otio	n												Wie	dth	Acce	SS	Re	set
FO	ADDR								In be In to Th	byt e wr era be nis r	e w itte ise r era:	rite n to noo sed ter	es, to. des, l. mi	his it i	is t s a oe v	te/er he re read writt ail.	ead	add	dres	ss o	of th	the	sec	tor		17		rw		ΟxI	FFFF

7.2.18.2 FLWRDT

0x500	20024													F	LW	۷R	DT											^
Flash d	ata to be	wr	ittei	n.																								
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7														7	6	5	4	3	2	1	0						
													ı	0														
#	Field N	am	e						Field	l D	escri	ptic	n										W	idth	Acc	cess	Re	set
F0	DATA								This	re	giste	r mı	vritte ust b n wil	e w	/ritt			_			nce		32		rw		0x(כ



7.2.18.3 UNLBWR

0x500	20028													ļ	UN	LB	вW	R												^
Flash d	ata unlo	ck re	giste	r.																										
31	30	29	28 2	7 26	25	24	23	22	2 21	20	19	18	17	7 16	5 15	1	4 13	3 12	2 1:	1 10	9	8	7	6	5	4	3	2	1	0
											•	•		FO)															
#	Field N	ame	:					Fi	ield	De	scri	iptio	on												w	idth	Ac	cess	Re	set
FO	UNLOC	K_W	/RITE					n	nust	be	wr	itte	n to	th	is ac	ddr	rite. ess pera	at t	he	corr	ect				32	1	rw		0x0	0

7.2.18.4 BWRSTRT

0x500	2002C			BWRSTRT					^
		.6	Flash write start r	egister.					
31	30		29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 98 76	5 4	3	2	1	0
				F0					
#			Field Name	Field Description	Width	Acce	ess	Res	set
FO			WRITE_START	Control register to start a write. A value of 0xAAAAAAAA must be written to this address at the correct point in the write sequence or the operation will fail.	32	rw		0x0)



7.2.18.5 UNLSER

0x500	20030)												Į	ЛИ	LS	ER													^
Flash se	ector era	ıse ι	ınloo	ck r	egist	ter.																								
31	30	29	28	27	26 2	25 2	4 23	3 22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
													ı	0																
#	Field N	lam	e					Fi	ield	De	scri	ptio	n												W	idth	Ac	cess	Re	set
F0	UNLOC	CK_E	ERAS	E				0 c	x66	666 ct p	6666 ooin	mu it in	to u ist b the ail.	e w	vritt	en	to t	his	ade	dres	s at	the			32		rw		0x	0

7.2.18.6 SERSTRT

0x500	20034	ļ													S	ER	ST	RT												^
Flash s	ector era	ise s	start	reg	giste	er.																								
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 F0														3	2	1	0												
			_	7											F0															
#	Field N	lam	e						Fi	eld	Des	cri	ptic	on											W	idth	Ac	cess	Re	set
F0	ERASE_	_STA	ART					>	Ox cc	999	999: ct p	999 oin	mı nt in	ust the	be v	vrit	ten	to t	his	ado	ie. A Ires ice d	s at	the		32		rw		0x()



7.2.18.7 FLSCTRL

0x500	20040														F	LS	СТ	RL										^
Flash co	ontrol re	gist	er.																									
31	control register. 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4															4	3	2	1	0								
-	-																-	-	F	0								
#	Field N	lam	e						Fi	eld	De	scri	otio	n									Wi	dth	Acc	ess	Re	set
F0	CTRL								Ea	ach	rea	d fr	om	flas		nem	ory	wil	ll ta	ng p			2		rw		0x:	1

7.2.18.8 FLSCP

0x500	20044	,									FLS	СР												^
Flash co	ode prot	ectio	n regi	ster.																				
31	30	29 2	28 27	26 25	24	23 22	21	20 19	18	17 16	15 1	4 13	12 1:	1 10	9	8	7	6	5	4	3	2	1	0
										F0														
#	Field N	lame				Fi	eld	Descri	ptio	n									Wi	dth	Acc	ess	Re	set
FO	CODE_	PROT				C W irr W T irr p N a; Irr w e: m	ode /rite /rite /rite nis a terf art. OTE astea ith t codif	Protect protect a valuace. Ox000 allows ace to the denal atter fy the 2: Upon a value and what a the denal atter fy the 2: Upon a value and what a the denal atter fy the 2: Upon a value and what a the denal atter fy the 2: Upon a value a value and what a the denal atter fy the 2: Upon a value	on the control of the	00 to user powent u ister dite/eradoes isinterfa	ol reg 1104 enable ogram nauth oes n ase by to di ace, th oplica	ister. 7 to d e it. n to d orize ot loc the a sable erefo	disable disable d deb ck the applica all co ore pre code is	e the e the ug a Flas atior mmo even s still	Ser Ser Ser Ser Ser Ser Ser Ser Ser Ser	rial\ em rogg atic atic g an le to	Wire ory ory ram	e e	32		rw		Oxí	O



	system disables the communication for a small time interval (8192 clock cycles). If the application needs to be protected it is mandatory to set this register with the appropriate code in the beginning of the initialization process and before the internal hardware enable the debug communication.			
--	--	--	--	--

7.2.18.9 FLS_UNLOCK_CTRL_OP

0x500	20050							ا	FLS_l	JNI	.OC	CK_C	TRI	L_O	P									^
Flash U	Inlock Co	ntrol	Oper	atio	n Regi	ster.										7								
31	30	29 2	28 27	26	25 24	23 2	2 21	20 19	18 17	16	15	14 13	12	11 1	0	9 8	7	6	5	4	3	2	1	0
										F0														
#	Field N	lame					Field	Descri	ption										Wi	dth	Acc	ess	Res	et
FO	UNLOC	ck_ct	RL_O	P			0xAC unloo this r 0: Th Cont be w 1: Th Cont writt Note the s	DC_19 ck the (egister e Cont rol Ope ritten. e Cont rol Ope en. : After tate of	ol Oper 72 nee Control is read rol Oper eration each w the loo	ds to Ope d, it erati Reg erati Reg vrite ck is	o be erati return on R ister on R ister to the	writte on Re rns the egiste (FLAS egiste (FLAS	en in giste e sta er is l SH_C er is u SH_C	this er accepted of the office	reg cess f th d. OF cke OF	gisters. Whe local The P) cared. The P) care	nen :k: nnot ne n be giste	er,	32		rw		0x0	

7.2.18.10 CTRL_OP





Flash Co	Flash Control Operation Register.																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	F	1	F0
#	Field N	am	e						Fi	eld	De	scri	ptio	n												Wi	dth	Acc	ess	Re	set
F1	SIZE									SIZE of the write operation. Refer to data sheet for more information of the use of this field.								2		rw		0x	0								
FO	СНІР								or se 0: se 1:	CHIP bit. This bit is only used during the Erase operation. It allows the system to erase more than one sector. 0: The Erase operation will only erase the sector selected by the FLASH_ADDR register value. 1: The Erase operation will erase the full main array of the flash.								1		rw		Oxi	0								

7.2.18.11 TRIM

0x500	20058															TR	IIV	1														^
Flash T	rim Regis	ster.				4																										
31	30	29	28	27	26	6 25	24	23	22	21	20	19	18	17	16	15 :	L4	13	12	11	1	.0 9)	8	7	6	5	4	3	2	1	0
-	-	E	-	-	-	-	-	-	-))-	-	-	F17	F16	5									F	0	•					
#	Field N	lame	•						Fi	eld	Des	cri	ptio	n													W	idth	Ac	cess	Re	eset
F17	SLEEPE	DEEP	_CF	≅G					Deep Sleep VDD_IO configuration. This register will I automatically populated with the value stored in the NVR sector 1 (@0001_0000). When set, the system NOT be reset if VDD_IO is going away during Deep Sleep mode. Otherwise (0), the system is reset if VDD_IO is removed.					he n w		1 1			I	0>	κ0											
F16	SDIO_1	ГІМІІ	NG_	_CF	:G				be th	e au ie N	ton VR	nati sec	call tor	y pc 1 (@	pul 900	onfig ated 01_0 ptur	w 000	ith 00).	the W	e va hen	lu se	e st et, t	ore he	ed i	n		1		rw	I	0>	< 1



		CLK. When cleared, these data are captured on the rising edge of CLK			
F0	OSC_TRIM	Oscillator Trim Value. This register will be automatically populated with the value stored in the NVR sector 1 (@0001_0000).	16	rw	0x86





8 DEVICE FUNCTIONAL DESCRIPTION

8.1 MCU FEATURES

8.1.1 MCU Core

The chip implements one ARM Cortex M0 core.

Additional documentation on ARM Cortex-M0 32 bits microcontroller can be found at http://www.arm.com/products/processors/cortex-m/cortex-m0.php

8.1.2 System Memory (SRAM)

MCU core implements 16kbytes of SRAM. MCU can execute codes from the SRAM memories.

8.1.3 Flash Non Volatile Memory

MCU implements a Programmable Flash Memory with x32 configuration, sector and chip erase and byte program capability. It integrates five 512bytes nonvolatile registers (NVR) sectors.

In normal operation the ARM core fetches instructions (or data permanently stored) from the Flash memory but it is also possible for a program to alter the content of the flash memory. The following operations can be performed in the Flash Memory:

- Byte Write
- Sector Erase
- Block Erase
- Code Protect

For a description of the flash memory registers, please refer to the product register map. Here is a simple description of the basic features supported:



- Registers support to write/erase data to a byte, sector address
- Support programmable read wait states*
- Support system clock divider for write/erase functions
- Protection mechanism to unlock flash memory write and start flash memory byte-write
- Protection mechanism to unlock flash memory sector erase

8.1.4 Interrupt vectors

The first 148 bytes of Flash Memory are organized following the standard created by ARM. In this standard the Address 0x00000 contains the top-of-stack address (four bytes). The following addresses contain interrupt vectors used by the microcontroller:

Table 8 Interrupt Vector

Vector Name	Address	Comments
STACK_VALUE	0x00000	Typically set to 0x20000FFFF (Top of SRAM)
Reset_Handler	0x00004	Reset routine entry
Reserved	0x00008	Reserved. No NMI implemented.
HardFault Handler	0x0000C	
Reserved	0x00010 to 0x00028	
SVC_Handler	0x0002C	
Reserved	0x00030-0x00034	
PendSV_Handler	0x00038	
SysTick_Handler	0x0003C	
WULIN_Handler,	0x00040	Wake Up LIN Slave

^{*} The design is implemented such that the timings associated with the flash macro meet the maximum speed of the system clock requirements.



WUGPIO_Handler, 0x00044 Wake Up GPIO WUTIMER_Handler, 0x0004C Brown out event WatchdogA_Handler, 0x00050 ASIC watchdog timeout UV_Handler, 0x00054 Under voltage event UV_Handler, 0x00058 Over voltage event LINS_Handler, 0x0005C LIN Slave bus event ADC_Handler, 0x00060 ADC data ready PWM_Handler, 0x00064 PWM event LINM_Handler, 0x00068 LIN Master bus event GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x00080 BTE_Handler 0x00090 Block Transfer – Contact indie to get more information. Reserved 0x00094		T	T
BOR_Handler, 0x0004C Brown out event WatchdogA_Handler, 0x00050 ASIC watchdog timeout UV_Handler, 0x00054 Under voltage event OV_Handler, 0x00058 Over voltage event LINS_Handler, 0x0005C LIN Slave bus event ADC_Handler, 0x00060 ADC data ready PWM_Handler, 0x00064 PWM event LINM_Handler, 0x00068 LIN Master bus event GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	WUGPIO_Handler,	0x00044	Wake Up GPIO
WatchdogA_Handler, 0x00050 ASIC watchdog timeout UV_Handler, 0x00054 Under voltage event OV_Handler, 0x00058 Over voltage event LINS_Handler, 0x0005C LIN Slave bus event ADC_Handler, 0x00060 ADC data ready PWM_Handler, 0x00064 PWM event LINM_Handler, 0x00068 LIN Master bus event GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	WUTIMER_Handler,	0x00048	Wake Up Timer
UV_Handler,	BOR_Handler,	0x0004C	Brown out event
OV_Handler, Ox00058 Over voltage event LINS_Handler, Ox0005C LIN Slave bus event ADC_Handler, Ox00060 ADC data ready PWM_Handler, Ox00064 PWM event LINM_Handler, Ox00068 LIN Master bus event GPIO_Handler, Ox0006C GPIO Interrupts WULINM_Handler, Ox00070 Wake Up LIN Master OVTEMP_Handler, Ox00074 Over Temperature event Reserved Ox00078 Reserved Lullaby_Handler, Ox0007C Software Interrupt Timer0_Handler Ox00080 Timer1_Handler Ox00084 Timer2_Handler Ox00086 Watchdog_Handler Ox0008C BTE_Handler Ox00090 Block Transfer – Contact indie to get more information.	WatchdogA_Handler,	0x00050	ASIC watchdog timeout
LINS_Handler, 0x0005C LIN Slave bus event ADC_Handler, 0x00060 ADC data ready PWM_Handler, 0x00064 PWM event LINM_Handler, 0x00068 LIN Master bus event GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x0008C BTE_Handler 0x00090 Block Transfer – Contact indie to get more information.	UV_Handler,	0x00054	Under voltage event
ADC_Handler, 0x00060 ADC data ready PWM_Handler, 0x00064 PWM event LINM_Handler, 0x00068 LIN Master bus event GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	OV_Handler,	0x00058	Over voltage event
PWM_Handler, 0x00064 PWM event LINM_Handler, 0x00068 LIN Master bus event GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	LINS_Handler,	0x0005C	LIN Slave bus event
LINM_Handler, 0x00068 LIN Master bus event GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	ADC_Handler,	0x00060	ADC data ready
GPIO_Handler, 0x0006C GPIO Interrupts WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	PWM_Handler,	0x00064	PWM event
WULINM_Handler, 0x00070 Wake Up LIN Master OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	LINM_Handler,	0x00068	LIN Master bus event
OVTEMP_Handler, 0x00074 Over Temperature event Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer – Contact indie to get more information.	GPIO_Handler,	0x0006C	GPIO Interrupts
Reserved 0x00078 Reserved Lullaby_Handler, 0x0007C Software Interrupt Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer – Contact indie to get more information.	WULINM_Handler,	0x00070	Wake Up LIN Master
Lullaby_Handler,0x0007CSoftware InterruptTimer0_Handler0x00080Timer1_Handler0x00084Timer2_Handler0x00088Watchdog_Handler0x0008CBTE_Handler0x00090Block Transfer - Contact indie to get more information.	OVTEMP_Handler,	0x00074	Over Temperature event
Timer0_Handler 0x00080 Timer1_Handler 0x00084 Timer2_Handler 0x00088 Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer - Contact indie to get more information.	Reserved	0x00078	Reserved
Timer1_Handler	Lullaby_Handler,	0x0007C	Software Interrupt
Timer2_Handler	Timer0_Handler	0x00080	
Watchdog_Handler 0x0008C BTE_Handler 0x00090 Block Transfer – Contact indie to get more information.	Timer1_Handler	0x00084	
BTE_Handler 0x00090 Block Transfer – Contact indie to get more information.	Timer2_Handler	0x00088	
information.	Watchdog_Handler	0x0008C	
Reserved 0x00094	BTE_Handler	0x00090	_
	Reserved	0x00094	



All other addresses in the flash memory can be used for the user's program.

The meanings of the standard interrupt vectors (Provided with the ARM Cortex M0 core) are defined in ARM's documentation. One of the sources of information is:

http://infocenter.arm.com/help/topic/com.arm.doc.dui0497a/DUI0497A cortex m0 r0p0 generic ug.pdf

8.1.5 Interrupt Enabling/Disabling Process

Cortex-M0 implements a NVIC (Nested Vector Interrupt Controller) peripheral capable of handling up to 16 peripheral's interrupts. Upon reset the microcontroller can answer only to Reset, NMI (Non-Maskable Interrupt) and Hard-Fault interrupts/exceptions. All other interrupts must be enabled. To enable and disable the interrupts the user must use access the ISER (Interrupt Set Enable Register) and ICER (Interrupt Clear Enable Interrupt) registers associated with the desired interrupt.

NOTE: Both inline functions and all parameters are defined in the product_file.h file, which must be included in the source files. Besides that the product_file.h file contains a list of available interrupts. The format of this list is as follows:

```
typedef enum IRQn
//***** Cortex-M0 Processor Exceptions Numbers ****
                          = -14, // Non Maskable Interrupt
 NonMaskableInt IRQn
 HardFault IRQn
                      = -13, // Hard Fault Interrupt
 SVCall IRQn
                     = -5, // SV Call Interrupt
                      = -2, // Pend SV Interrupt
 PendSV IRQn
 SysTick IRQn
                     = -1, // System Tick Interrupt
 //**** CM0IKMCU Cortex-M0 specific Interrupt Numbers *****
                     = 0, // Product specific
 IRQ04_IRQn
 IRQ04 IRQn
                     = 1, // Product specific
                     = 2, // Product specific
 IRQ04_IRQn
                     = 3, // Product specific
 IRQ04 IRQn
```



```
IRQ04 IRQn
                            // Product specific
                      = 4,
 IRQ05 IRQn
                           // Product Specific
                      = 5,
 IRQ06_IRQn
                           // Product Specific
                     = 6,
                           // Product Specific
 IRQ07 IRQn
                      = 7,
 IRQ08 IRQn
                           // Product Specific
                      = 8,
                            // Product Specific
 IRQ09 IRQn
                      = 9,
                      = 10, // Product Specific
 IRQ10_IRQn
                      = 11, // Product Specific
 IRQ11 IRQn
 IRQ12 IRQn
                      = 12, // Product Specific
                     = 13, // Product Specific
 IRQ13_IRQn
                            // Product Specific
 IRQ14 IRQn
                      = 14,
                      = 15, // Product Specific
 IRQ15_IRQn
                      = 16, // Timer 0
 TIMERO IRQn
                      = 17, // Timer 1
 TIMER1_IRQn
 TIMER2 IRQn
                      = 18,
                             // Timer 2
 WATCHDOG IRQn
                          = 19
                                 // Watchdog timer
} IRQn Type;
```

8.1.6 Flash Code protection

The controlled access to the flash content is based on disabling all communications with the debug interface, therefore preventing any external attack. Hence, the application code is still able to modify the Flash content.

Upon Power-On Reset or Normal Reset, MCU core disables the communication with the debug interface for a small time interval (8192 system clock cycles). If the application needs to be protected it is mandatory to set the protection register with the appropriate code in the beginning of the initialization process and before the internal hardware enable the debug communication. In other words, if during this time interval the protection register is loaded with a specific pattern, then the communication remains disabled after the end of this interval and stays disabled until this register is loaded with a different pattern. To allow for debug communication the application has only to write a different value in the lock register.



If a part is protected, the emulator can still erase and program the part, but first it will be required to erase the Flash content, therefore protecting it.

8.1.7 Systick Timer

This timer is an optional peripheral created by ARM and implemented in the Cortex M0 160/8. It is fully described in the Cortex-M0 Devices Generic User Guide (Chapter 4.4 Optional System Timer, Systick) found at:

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0497a/Babieigh.html

8.1.8 Timers (0, 1 and 2)

The MCU implements three identical timers: Timer0, Timer1 and Timer2. All three timers operate using the system clock as clock source. They increment at the system clock rate starting from the loaded value in the counter until they roll over from 0xFFFFFFFF to 0x00000000. At this point an interrupt is generated if enabled. The interrupt routine is responsible for reloading the value if needed as this timer does not auto-reload the original content.

8.1.9 Watch Dog Timer

The MCU implements a WDT (Watch Dog Timer) that can operate in one of two ways:

- Interrupt Mode: In the event of a WDT rollover an interrupt will be generated.
- Reset Mode: In the event of a WDT rollover the microcontroller will reset.

The WDT supports Reset, Enable, status/flag and clear functions. It integrates a pre-scaler that can divide the system clock by 2^{13} , 2^{19} , 2^{22} or 2^{32} . It means that the WDT internal counter will count from 0 to the pre-scaler value at the system clock speed and trigger if not cleared.

For instance, a system running from a 30MHz system clock and 2^{22} pre-scaler value will trigger the WDT after approximately 0.14 seconds if not cleared properly and in time by the application.



8.1.10 MCU Core to ASIC interface

The ASIC die will be communicating to the indie Cortex M0 through a proprietary interface. The interface used with Clough should be fully kept as is to enable any swap between ASIC die and MCU die.

8.2 CLOCK AND RESET SYSTEM

8.2.1 Clock Generation

Two clock sources are integrated in the device. The system clock is based on a RC network and will be trimmed to meet the accuracy requirements specified in the EC Table. Additionally an auxiliary clock will be used during sleep.

8.2.2 Reset

Both ASIC and MCU integrates Power on Reset (POR) circuitry: MCU POR monitors its input supply and generate a reset every time the MCU supply is recycled. ASIC POR monitors the main 3V3 LDO supply and generate a reset every time the LDO supply is recycled. Both POR maintain their output reset active as long as the monitored supply voltage is not above the minimum supply level to ensure safe logic operation of the Power Management Unit including the necessary analog features such as clock generator, bandgap, etc...This level is hardcoded and process technology dependent.

Additionally, the ASIC integrates Brown Out (BOR) circuit detectors that are configurable by SW (enable/disable as well as threshold programmable for the main ASIC core supply) and are actively monitored by the ASIC power management unit (PMU). In case any BOR is triggered, the PMU can be configured to either do the following (per BOR blocks).

- trigger a system reset
- generate an interrupt to the MCU for further actions.
- do nothing

The table below show the BOR levels settings for both VDD3P3 (ASIC Core supply) and VDD1P5 (MCU Core Supply). The * are the default settings values after reset and do not need to be changed as the thresholds are guaranteed to provide safe margin for full operation across PVT.

BOR Setting	BOR Level V	DD3P3	BOR Leve	l VDD1P5
<3:0>	Threshold [V]	VBAT [V]	Threshold [V]	VBAT [V]
0	2.10	4.40	1.376*	5.1
1	2.10	4.40	1.344	5.03



2	2.10	4.40	1.315	4.95
3	2.32	4.47	1.285	4.88
4	2.39	4.55	1.413	5.19
5	2.46	4.63	1.449	5.28
6	2.56*	4.73	1.484	5.37
7	2.65	4.83	1.523	5.47
8	2.74	4.94	1.568	5.59
9	2.84	5.05	1.608	5.71
Α	2.96	5.18		
В	3.08	5.32		
С	3.21	5.48		
D				
E				
F				

Table 9 BOR Trigger Level [* reset default]

Finally, the MCU watchdog timer (if configured to do so) or a reset instruction can reset the MCU logic while on the ASIC side the watchdog timer (if configured to do so) or a reset register write can reset the ASIC system.

The block diagram below illustrates the possible triggers of a reset on both side of the design: ASIC and MCU.




Figure 6 System Reset sources (Reset active LOW)



8.3 Analog Features

8.3.1 PMU and Load Dump Protect circuits

ASIC integrates battery monitoring functionality that will detect load dump events occurring at the battery supply pin. An analog comparator will detect over voltage transients after going through a load dump limitation circuit. The protection circuit can handle DC voltage up to 45V and will limit these to maximum of *Over Voltage Threshold* nominal, therefore the comparator will detect any over voltage transients at the battery pin beyond that threshold. The circuit will generate a digital output signal to be filtered and sent to the interrupt controller. The circuit will be active during normal operation mode – not during sleep condition.

The voltage regulators themselves are supplied by VBAT directly and sustain DC level of load dump voltages.




Figure 7 Load Dump Protect

8.3.2 LIN Transceiver

Supports LIN Protocol Controller according to LIN 2.x and SAE J2602 (rev J2602-1_201211). The IC contains an integrated PHY for low speed vehicle serial data network communication using the LIN protocol. It includes a wake up function using a dominant (low) bus pin message.



8.3.3 LED Driver Stage

ASIC integrates a high precision open drain LED Driver Stage that allows for LED currents in the range of 100uA to 45mA in 100uA increments. The LED bias circuit uses a precise bandgap referenced current(CurrentV2I) which is multiplied over stages to sink current via the LED which is connected to the HVIO(LED) pin. After factory test, the trim value for CurrentV2I = 25uA will be recorded and boot program is in charge of initializing the V2I trim bits correctly(refer to section 7.2.11.7). The mirror stages consist of 100uA unit cells which are weighted linear to provide 100uA ~ 45mA current (CurrentLED). The desired current is provided according the formula below:

CurrentLED(mA) = TRIM[8:0] * CurrentV2I * 4 = TRIM[8:0] * 100uA

Notice that if LED current is set to > 45mA, the accuracy is not guaranteed.

After delicate calibration by LED trim bits(refer to section 7.2.11.10 and 7.2.11.11), the combination of stages allows for high accurate LED current in 100uA steps that are combined at the HVIO(LED) pad on chip (refer to Figure 8).




Figure 8 LED Driver Concept

The operation of the LED Driver IP requires two actions. At first the LED bias circuit needs to be enabled (ena_bias) (refer to section 7.2.11.10), followed by enabling the LED (ena_LED). Latter control signal is driven by the pulse width modulator that will drive the current from the battery via the LED. The PWM signal utilizes an input signal at maximum of 250Hz and modulates its pulse width (refer to section 8.4.3 LED PWM).

8.3.4 House Keeping SAR ADC

- 10-bit resolution, single ended input
- Bandgap Voltage reference
- ADC is used for monitoring:
 - CH0: Band gap reference
 - CH1: Supply Voltage (limited to max voltage limited by the load dump protection circuit)



CH2: Differential Voltage between VBAT and HVIOs

CH3: Junction Temperature

CH4: GPIO1/2/3/4 analog input

CH5: VDD1V5

• ADC system capable of being configured for single or automatic multiple channel conversions (VBAT, HVIO and Temperature Sensor).

• Interrupt on conversion complete regardless of digital comparator configuration

ADC automatic sequencer:

The following diagram shows how the VBAT (CH1), LED Forward voltage-VFW (CH2) voltages are measured along with the junction temperature monitor (CH3). VFW voltages are converted from differential voltage to single-end voltage and shifted to ADC range(1/4 attenuation). This topology guarantees excellent (VBAT-HVIO) differential voltage measurement. The DC Voltage of VBAT can also be taken but with accuracy. While both PWM and ADC sequencer run from the same system clock (System RC Oscillator), the PWM signal is further downscaled while the ADC sampling clock can be adjusted to meet sample rate requirements. In order to reduce SW overhead, the PWM block provides a SYNC signal to the ADC sequencer which can then use this information to start the programmed conversions. In order to optimize the time taken to convert all channels (CH1,2,3) sequentially, the ADC sequencer can be configured to automatically start CHx conversion after TCURR and follow by the other channels after a duration set by TGUARD+TCHNL. TGUARD is the guard time where there is no channel selected, while switching from one channel in the sequence to the other to avoid any overlap. TCHNL is the time to wait after the guard time TGUARD for the conversions of 2nd or 3rd channel in the sequence, to allow settling of the channel before start of the conversion. The sequencer also provides a register that defines which channel need to be converted (1 to 3) and in which sequence. The sync feature is enabled by setting the SYNCENA bit and SYNCEDGE bit in ADC CNTRL Register. This enables the ADC conversion to be synchronized with the **positive edge or negative edge** of Sync input which is coming from PWM output. In short, ADC conversion is synchronized with the edge of the PWM output, if SYNCENA is set, and ADC is asked for conversion.






Figure 9 ADC synchronization with PWM




Figure 10 ADC read channels sequence triggered by PWM posedge




Figure 11 ADC read channels sequence triggered by PWM negedge



8.3.5 Over and Under Voltage detection (VBAT)

The over and under voltage comparators are based on comparing a divided voltage from the Load Dump limiter output feeding an analog comparator with hysteresis (refer to EC Table for electrical parameters and PMU description). The Over and Under voltage events generate Interrupts to the interrupt controller.

8.3.6 Temperature monitor

The MCU is in charge to pull the ADC related data from temperature sensor and in case the measured data is too high, MCU will reduce power profile to reduce heat. Table 10 shows the tempsensor output voltage corresponding to Tj from analog simulation for reference. Calibration is required due to different offset per chip.

Table 10 Tempsensor Output voltage vs Junction Temp

Junction Temp	Tempsensor Output Voltage(V)
(°C)	@VBAT=13.5V
-40	0.560568295
-30	0.585118532
-20	0.609746794
-10	0.634447014
0	0.659214959
10	0.68404771
20	0.70894409
30	0.733905116
40	0.758934482
50	0.784039045
60	0.809229285
70	0.834519924
80	0.859930773
90	0.885488251
100	0.911227796
110	0.937197714
120	0.963465673
130	0.990130866
140	1.017345206
150	1.045353086



8.3.7 Over Temperature detection

The over temperature comparator monitors the junction temperature with hysteresis. The Over temperature event generates reset or interrupt to the interrupt controller.

8.4 DIGITAL FEATURES

8.4.1 LIN controller

The LIN core is a communication controller that performs serial communication. It implements the datalink layer of the LIN Protocol Specification. LIN uses a single master / multiple slave concept for the message transfer between nodes of the LIN network. The LIN controller core comprises an interface to connect a micro controller that accesses the LIN core registers to control the transmission and reception of message frames.




Figure 12 Lin System

Features:

- Support of LIN specification 2.2A
- Backward compatibility to LIN 1.3
- Programmable data rate between 1 Kbit/s and 20 Kbit/s (for master)
- Automatic bit rate detection (for slave)
- 8-byte data buffer
- 8-bit host controller interface
- Fully synchronous design, available in VHDL or Verilog, completely synthesizable
- Support auto addressing
- Note: Node configuration and diagnostics implemented by the host controller



8.4.1.1 LIN Usage Description

8.4.1.1.1 Data Length Register and Enhanced Checksum

The host controller has to define the length of the data field of the current LIN frame by adjusting the DATA LENGTH register. If the data length bits[3:0] are loaded with the value "1111b" the length of the data field is decoded from Bit 5 and 4 of the identifier register (ID) according to table below (e.g. compatibility to LIN specification 1.1). Otherwise the amount of data bytes can be written directly to the DATA LENGTH register (supported values are 0...8).

Table 11 ID bits and number of bits

The LIN core supports classic checksum (Spec 1.3, inverted eight bit sum with carry over all data bytes) and enhanced checksum (Spec. 2.0, inverted eight bit sum with carry over all data bytes and protected identifier). The host controller has to set the checksum type used in the current frame by adjusting Bit ENCHK in the data length register ('1' for enhanced checksum, '0' for classic checksum).

8.4.1.1.2 Timing Settings for "Wake up Repeat Time" and "Bus Inactivity Time"

The time for repeating of wake up because of no reaction on the bus and for go to sleep because of inactivity on the bus can be optionally written by the host controller to registers WUPREPEAT and BUSINACTIVE (address 0x0F).

BUSINACTIVE [1:0]	LIN Inactivity Time (sec.)
00	4*
01	6
10	8
11	10

Table 12 LIN Inactivity Time

WUPREPEAT [1:0]	LIN Wake-Up Repeat Time (msec.)
00	180*
01	200
10	220
11	240



Table 13 LIN Wake-Up Repeat Time

8.4.1.1.3 Bit Time Settings

The Bit rate of the LIN system has to be defined in the bit timing registers.

Name	Description	Width(bits)
BTDIV	Bit time divider integer value	9
PRESCL	Clock Prescaler	2

Table 14 Bit Timing Related Registers

The LIN bit rate fbit can be calculated from system clock fclk and bit timing registers according to the following general equation:

$$f_{bit} = \frac{f_{clock}}{2^{(prescl+1)} \cdot bt \quad div \cdot (bt \quad mul + 1)}$$

Note that the procedure of adjusting the bit timing registers is different between master and slave. The controller in iceBlue is configured as slave only, hence the Bit timing register adjustment of slave is the following:

The steps for adjusting the bit timing registers of the LIN slave are explained below.

Note: Register bt_mul does not exist in the slave. The LIN core slave synchronizes to any bit rate between 1 Kbit/s and 20 Kbit/s. Nevertheless, the bit timing registers have to be adjusted to adapt the LIN core to the used system clock frequency.

 Setting up the pre-scaler register depending on system clock according to the following equation; the value has to be rounded down to the next integer value:

$$prescl = \ln \left(\frac{f_{clock}}{20KHz \cdot 200} \right) \cdot \frac{1}{\ln 2} - 1$$

• Adjusting the bit time divider depending on system clock and pre-scaler according to the following equation; the value has to be rounded down to the next integer value:



$$bt_div = \frac{f_{clock}}{2^{(prescl+1)} \cdot 20KHz}$$

System Clock	PRESCL	BTDIV
8MHz	0	200
12MHz	0	300
16MHz	1	200

Table 15 Sample value for setting up bit timing registers

8.4.1.1.4 Controlling the LIN core (slave) by a host controller

The first step before transmitting messages with the LIN core is setting up the bit rate of the LIN system. For that, the host controller has to load the bit time registers. After that, the message transfer can be started. The LIN core slave detects the header of the message frame sent by the LIN master and synchronizes its internal bit time to the master bit time. An interrupt to the host controller is requested after the reception of the IDENTIFIER FIELD, after the reception of a wakeup signal (if the slave is in sleep mode), when an error is detected or when the message transfer is completed.

The following steps have to be done by the host controller when an interrupt is requested.

- 1) Check bit DATAREQ in the status register (it is 1 when the IDENTIFIER FIELD has been received). Proceed with the following if DATAREQ is set else proceed with step 2.
 - a. Load the identifier from the ID register and process it.
 - b. Adjust the bit TRANSMIT in the control register ("1" if the current frame is a transmit operation for the slave, "0" if the current frame is a receive operation for the slave).
 - c. Load the data length in the data LENGHT register (number of data bytes or value "1111b" if the data length should be decoded from the identifier) and set the checksum type (enhanced checksum (Bit ENHCHK = '1') or classic checksum (Bit ENHCHK = '0')).
 - d. Load the data to transmit into the data buffer (for transmit operation only).
 - e. Set the bit DATAACK in the control register.

Note 1: Steps a...e have to be done during the IN-FRAME RESPONSE SPACE, if the current frame is a transmit operation for the slave; otherwise a timeout will be detected by the master. If the current frame is a receive operation for the slave, steps a...e have to be finished until the reception of the first byte after the IDENTIFIER FIELD. Otherwise, the internal receive buffer of the slave core will be overwritten and a timeout error will be detected in the slave core.



Note 2: If the host controller of the slave detects an unknown identifier (e.g. extended identifier) it has to write a '1' to bit "stop" in control register instead of setting bit DATAACK (steps b .. e can be skipped). In that case the LIN core slave stops the processing of the LIN communication until the next SYNC BREAK is received.

2) Check bit ERROR in the status register. Perform error handling and proceed with step 6 if bit ERROR is set else proceed with step 3.

Note 3: Bit TIMEOUT in the error register and bit WAKEUP in the status register are set if the slave has sent a wakeup signal but the master did not respond within 150ms.

- 3) Check bit BUSIDLETIMEOUT in the status register and activate the sleep mode by setting bit SLEEP in the control register if BUSIDLETIMEOUT is set.
- 4) Check bit WAKEUP in the status register (it is set if the slave has received a wakeup signal). If WAKEUP is set proceed with step 6 else proceed with step 4.

Note 4: Bit COMPLETE in the status register is not changed when a wakeup signal is transmitted or received. Therefore, bit WAKEUP has to be checked before bit COMPLETE

- 5) Check bit COMPLETE in the status register (it is set if the transmission was successful). If COMPLETE is set and the current frame was a receive operation for the slave, load the received data bytes from the data buffer.
- 6) Set the bits RSTINT (reset interrupt) and RSTERR (reset error) in the control register to reset the interrupt request and the error flags.

8.4.1.1.5 Sleep Mode and Wakeup

To reduce the systems power consumption the LIN Protocol Specification defines a Sleep Mode. The message used to broadcast a Sleep Mode request has to be started by the host controller of the LIN core master in the same way as a normal transmit message. The host controller of the LIN core slave has to decode the Sleep Mode Frame from Identifier and data bytes. After that, it has to put the LIN slave node into the Sleep Mode by setting bit SLEEP in the control register. If bit SLEEP in the control register of the LIN core slave is not set and there is no bus activity for 4 s to 10 s (specified bus idle timeout) bit BUSIDLETIMOUT is set and an interrupt request is generated. After that application may assume that the LIN bus is in Sleep Mode and set bit SLEEP in the control register of the LIN core slave. The bus inactivity time which should be defined as bus idle timeout for the slave can optionally set to values 4s, 6s, 8s or 10s as possible accordingly with specification 2.2A.

Sending a Wakeup signal with the master or any slave node terminates the Sleep Mode of the LIN bus. To send a Wakeup signal, the host controller of the LIN core has to set the bit WAKEUPREQ in the control register. After successful transmission of the wakeup signal with the LIN core master the WAKEUP bit in the status register of the sending LIN core master is set and an interrupt request is generated. The LIN core slave does not generate an interrupt request after successful transmission of the Wakeup signal but it generates an interrupt request if the master does not respond to the Wakeup signal within 150ms to 250ms. This value can be set optionally to 180ms, 200ms, 220ms or 240ms as



it is possible accordingly with specification 2.2A. In that case, bit ERROR and bit TIMOUT are set. The host controller has to decide whether to transmit another Wakeup signal or not.

8.4.1.1.6 Error Detection and Handling

The LIN core generates an interrupt request and stops the processing of the current frame if it detects an error. The application has to check the type of error by processing the ERROR register. After that, it has to reset the ERROR register and the ERROR bit in status register by writing a 1 to bit RSTERR in control register. Starting a new message with the LIN core master or sending a Wakeup signal with master or slave is possible only if bit ERROR in status register is 0.

8.4.1.2 Auto Addressing(Lin Switch Mode):

While RealPlum integrates a lin switch and two LIN interface pins, LIN_IN and LIN_OUT, connecting to LIN transceiver. Software is in charge to control the lin switch through IOCTRLA LIN control registers. When SWON is set to 1, the lin switch will connect LIN_IN and LIN_OUT. At the same time, the lin master controller will lose the connection with the lin master transceiver.

With this lin switch, realplum can support auto addressing function. BCM connects RealPlums in a chain by connecting LIN_IN to upstream LIN bus, and connecting LIN_OUT to downstream LIN bus, as Figure 10. At the first boot of the system, every switch is on. The following is a SNPD sequence for instance:

- 1. Lin Master sends a diagnostic frame (ID=3C, 8 bytes data frame) to inform the slaves that SNPD sequence is started. Then the slaves disconnect downstream LIN bus by opening the internal switch. Thus, only the first one, RealPlum1, can receive message from BCM via LIN_IN pin.
- 2. Lin Master sends 1st NAD configure frame with NAD="01". Thus "01" address is assigned to RealPlum1 at first. And then RealPlum1 close its internal LIN switch, thus RrealPlum2 can receive message from LIN bus.
- 3. Then system can assign the second address for RealPlum2 accordingly. By analogy, all RealPlums on the chain can be assigned address.






Figure 10 LIN auto addressing

Cautions:

1. LIN protocol requires inter-frame space not negative. That means any space > = 0 is acceptable. Since the internal switch is controlled by software, there are a big latency from frame complete interrupt to control the switch by interrupt routine. So a big inter-frame space is required during SNPD sequence, while this is determined by LIN master.

8.4.2 ASIC Watchdog Timer

While it exists a watchdog timer in the MCU, the ASIC integrates another watch-dog timer that is intended to be used to recover from a situation where there may have been a software fault or other system failure where the software has ceased to operate correctly. If the timer is not reset by software periodically, it will time out, and this event can be used to reset the system.

Features:

- Programmable timeout period (Refer to EC table) with instantaneous access to the value of watchdog timeout counter
- Status flag, stop and clear/reset control registers
- The Watchdog timer is by default active after power up and set to its maximum duration setting (EC table)

8.4.3 LED PWM

LED PWMs are used to control accurately the light intensity.

Features:

- 3x16bit PWM channels with independent period length, pulse rise and pulse fall timestamps.
- Frequency and duty cycle of PWM waveform support up to a maximum Resolution of 16 bits. The 16-bit resolution is only achievable if the pre-scaler from system clock is correctly chosen to have enough clock cycles depth to count up to 2^16.
- Programmable pre-scaler: system clock division (PWM_DIV)



Programmable PWM Period (PWM PER)

$$Period = \frac{1 + (PWM_PER \times PWM_DIV)}{SystemClock}$$

• Programmable duty cycle 0 to 100% (PWM PW)

$$PulseWidth = \frac{1 + ((PWM_{PFALL} - PWM_{PRISE}) \times PWM_DIV))}{SystemClock}$$

- Pre-scaler, period, pulse rise & pulse fall configurations will be updated at the end of the current output period.
- Support interrupt generation when new programmed PWM control data become active. After
 new pulse parameters (Period, pulse rise & pulse fall) have been loaded into their respective
 registers, an UPDATE bit can be set to 1 that will trigger the activation of the new parameters
 at the end of the current pulse as not to affect the pulse shape. Basically the UPDATE bit clear
 is the interrupt.
- PWM Frequency range 80 250 Hz
- Pulse rise -> fall cases, listed in priority:

o PRISE = 0, PFALL = PERIOD: 100% On

PRISE = 0, PFALL = 0: equivalent to PRISE = 0 & PFALL = 1

o PRISE > PFALL: 100% off

o PRISE = PFALL: 100% off

PRISE < PFALL: Normal case. On at PRISE, Off at PFALL.

8.4.4 Sleep Mode

IC must be able to enter SLEEP mode through SW request. The device should be able to come out of SLEEP with either the slow auxiliary or the system clock. It's up to the SW to select which clock shall be used after a wake event is detected. The SW should not have to request to go to sleep with the same clock selected for wake up.

8.4.5 Wake up Mode

Coming out from SLEEP mode can happen through the following events:

- After a low pulse on the LIN pin such that a dominant (low) voltage level is applied for longer than TWAKEUP time.
- GPIOs pin toggling either from high to low or low to high levels (VIL/VIH) and maintaining the active state for more than TWAKEUP time.



• Wake up timer. Programmable range, refer the EC Table. Wake up timer should have the option to be disabled.

MCU should be able to check which wake up events triggered the system through a status register read. GPIOs trigger should be consolidated into 1 status register. MCU to clear the register after status check.

9 BOM

#	Description	Quantity	Comment
СВАТх	2.2uF 50V X7R	1x	
CV1p5	4.7uF 10V	1x	
CV3p3	10uF 10V	1x	
DLED	Single Color LED (RGBW), TBD V	1x	OSRAM: LRTB GVSG
CLIN	220pF 0603 X7R	2x	one CLIN in master and one CLIN in slave. Only one CLIN in slave if no auto addressing is required.

10ERRATA

10.1ADC CONTINUOUS MODE IRQ HANDLING

The hardware implementation of continuous mode can't be trusted as it's depending on the irq subroutine execution time vs the time required to do a set sequence of conversion. For a typical interrupt handler, clear interrupt flag is required in order to allow new interrupt to be fired. But for ADC in continuous mode, the interrupts occur very intensively, new interrupt can be fired while current interrupt handling is still not yet completed, in such use cases the IRQCLR is ineffective if an new interrupt event occurs at the same time, potentially it could block any new ADC interrupt event to be fired. To avoid of such conflicts, firmware needs do additional check in the interrupt handler to make sure ADC interrupt flag is cleared successfully.



Here is an example implementation of ISR where after IRQCLR, do a check to see if there is new ADC has been done, if yes, set IRQCLR to again.

```
void ADC_Handler(void)
{
   ADC_SFRS->CNTRL.IRQCLR = 1
   while(ADC_SFRS->STATUS.CONVDONE)
   ADC_SFRS->CNTRL.IRQCLR = 1;
}
```

Alternatively, user can choose not to use ADC in continuous mode and use single conversion and setting the CONVERT every time before leaving the IRQ handler.

10.20VER VOLTAGE DETECTOR

If the battery voltage does transition slowly (>1mV/100ms), the OV comparator may exhibits unstable behavior with its output toggling between high and low state. The effect is eliminated by separating the thresholds for overvoltage rising and falling event (see OVLEVEL_SEL register). This can be achieved within the interrupt handler code, with the sample code written below. The different settings increase the hysteresis (still well within 18 +/-1V) and lead to single edge switching.



