Complete 8086 instruction set

Quick reference:

	<u>CMPSB</u>				\underline{MOV}		
<u>AAA</u>	<u>CMPSW</u>	<u>JAE</u>	<u>JNBE</u>	<u>JPO</u>	<u>MOVSB</u>	<u>RCR</u>	SCASB
<u>AAD</u>	<u>CWD</u>	$\overline{ m JB}$	<u>JNC</u>	<u>JS</u>	<u>MOVSW</u>	<u>REP</u>	SCASW
<u>AAM</u>	<u>DAA</u>	$\overline{ m JBE}$	<u>JNE</u>	<u>JZ</u>	<u>MUL</u>	<u>REPE</u>	<u>SHL</u>
<u>AAS</u>	<u>DAS</u>	<u>JC</u>	<u>JNG</u>	<u>LAHF</u>	<u>NEG</u>	<u>REPNE</u>	<u>SHR</u>
<u>ADC</u>	<u>DEC</u>	<u>JCXZ</u>	<u>JNGE</u>	<u>LDS</u>	<u>NOP</u>	<u>REPNZ</u>	<u>STC</u>
<u>ADD</u>	<u>DIV</u>	$\underline{ m JE}$	<u>JNL</u>	<u>LEA</u>	<u>NOT</u>	<u>REPZ</u>	<u>STD</u>
AND	<u>HLT</u>	<u>JG</u>	<u>JNLE</u>	<u>LES</u>	<u>OR</u>	<u>RET</u>	<u>STI</u>
CALL	<u>IDIV</u>	<u>JGE</u>	<u>JNO</u>	<u>LODSB</u>	<u>OUT</u>	<u>RETF</u>	STOSB
<u>CBW</u>	<u>IMUL</u>	$\underline{\mathrm{JL}}$	<u>JNP</u>	<u>LODSW</u>	<u>POP</u>	<u>ROL</u>	STOSW
CLC	<u>IN</u>	$\underline{\text{JLE}}$	<u>JNS</u>	<u>LOOP</u>	<u>POPA</u>	<u>ROR</u>	<u>SUB</u>
CLD	<u>INC</u>	<u>JMP</u>	<u>JNZ</u>	<u>LOOPE</u>	<u>POPF</u>	<u>SAHF</u>	<u>TEST</u>
<u>CLI</u>	<u>INT</u>	<u>JNA</u>	<u>JO</u>	LOOPNE	<u>PUSH</u>	SAL	<u>XCHG</u>
<u>CMC</u>	<u>INTO</u>	<u>JNAE</u>	$\underline{\text{JP}}$	LOOPNZ	<u>PUSHA</u>	<u>SAR</u>	<u>XLATB</u>
<u>CMP</u>	<u>IRET</u>	<u>JNB</u>	<u>JPE</u>	<u>LOOPZ</u>	<u>PUSHF</u>	<u>SBB</u>	<u>XOR</u>
	<u>JA</u>				RCL		

Operand types:

REG: AX, BX, CX, DX, AH, AL, BL, BH, CH, CL, DH, DL, DI, SI, BP, SP.

SREG: DS, ES, SS, and only as second operand: CS.

memory: [BX], [BX+SI+7], variable, etc...(see Memory Access).

immediate: 5, -24, 3Fh, 10001101b, etc...

Notes:

• When two operands are required for an instruction they are separated by comma. For example:

REG, memory

• When there are two operands, both operands must have the same size (except shift and rotate instructions). For example:

AL, DL DX, AX m1 DB? AL, m1 m2 DW? AX, m2

• Some instructions allow several operand combinations. For example:

memory, immediate REG, immediate memory, REG REG, SREG

• Some examples contain macros, so it is advisable to use **Shift + F8** hot key to *Step Over* (to make macro code execute at maximum speed set **step delay** to zero), otherwise emulator will step through each instruction of a macro. Here is an example that uses PRINTN macro:

include 'emu8086.inc'
ORG 100h
MOV AL, 1
MOV BL, 2
PRINTN 'Hello World!' ; macro.
MOV CL, 3
PRINTN 'Welcome!' ; macro.
RET

These marks are used to show the state of the flags:

- **1** instruction sets this flag to **1**.
- **0** instruction sets this flag to **0**.
- ${f r}$ flag value depends on result of the instruction.
- ? flag value is undefined (maybe 1 or 0).

Some instructions generate exactly the same machine code, so disassembler may have a problem decoding to your original code. This is especially important for Conditional Jump instructions (see "Program Flow Control" in Tutorials for more information).

Instructions in alphabetical order:

Instruction	Operands	Description
AAA	No operands	ASCII Adjust after Addition. Corrects result in AH and AL after addition when working with BCD values. It works according to the following Algorithm:
		if low nibble of AL > 9 or AF = 1 then: • AL = AL + 6 • AH = AH + 1 • AF = 1 • CF = 1 else • AF = 0 • CF = 0

		in both cases: clear the high nibble of AL. Example: MOV AX, 15; AH = 00, AL = 0Fh AAA; AH = 01, AL = 05 RET CZSOPA r ? ? ? ? r	
		ASCII Adjust before Division. Prepares two BCD values for division. Algorithm: $ \bullet \ AL = (AH * 10) + AL \\ \bullet \ AH = 0 $	
AAD	No operands	Example: MOV AX, 0105h ; AH = 01, AL = 05 AAD ; AH = 00, AL = 0Fh (15) RET CZSOPA ? r ? r?	
AAM	No operands	ASCII Adjust after Multiplication. Corrects the result of multiplication of two BCD values. Algorithm:	

		• AH = AL / 10 • AL = remainder Example: MOV AL, 15; AL = 0Fh AAM; AH = 01, AL = 05 RET CZSOPA ? r ? r ? r ?
AAS	No operands	ASCII Adjust after Subtraction. Corrects result in AH and AL after subtraction when working with BCD values. Algorithm: if low nibble of AL > 9 or AF = 1 then: • AL = AL - 6 • AH = AH - 1 • AF = 1 • CF = 1 else • AF = 0 • CF = 0 in both cases: clear the high nibble of AL. Example: MOV AX, 02FFh; AH = 02, AL = 0FFh AAS; AH = 01, AL = 09 RET

ADC	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Add with Carry. Algorithm: operand1 = operand1 + operand2 + CF Example: STC ; set CF = 1 MOV AL, 5 ; AL = 5 ADC AL, 1 ; AL = 7 RET CZSOPA Frrrrrr
ADD	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Add. Algorithm: operand1 = operand1 + operand2 Example: MOV AL, 5 ; AL = 5 ADD AL, -3 ; AL = 2 RET CZSOPA rrrrrrrr

AND	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Logical AND between all bits of two operands. Result is stored in operand1. These rules apply: 1 AND 1 = 1 1 AND 0 = 0 0 AND 1 = 0 0 AND 0 = 0 Example: MOV AL, 'a' ; AL = 01100001b AND AL, 11011111b ; AL = 01000001b ('A') RET CZSOP 0 r r 0 r
CALL	procedure name label 4-byte address	Transfers control to procedure. Return address (IP) is pushed to stack. <i>4-byte address</i> may be entered in this form: 1234h:5678h, first value is a segment second value is an offset. If it's a far call, then code segment is pushed to stack as well. Example: ORG 100h; for COM file. CALL p1 ADD AX, 1 RET; return to OS.

		p1 PROC ; procedure declaration. MOV AX, 1234h RET ; return to caller. p1 ENDP CZSOPA unchanged
CBW	No operands	Convert byte into word. Algorithm: if high bit of AL = 1 then: • AH = 255 (0FFh) else • AH = 0 Example: MOV AX, 0 ; AH = 0, AL = 0 MOV AL, -5 ; AX = 000FBh (251) CBW ; AX = 0FFFBh (-5) RET CZSOPA unchanged
CLC	No operands	Clear Carry flag. Algorithm:

		$ \begin{array}{c c} CF = 0 \\ \hline \hline C \\ \hline 0 \end{array} $
CLD	No operands	Clear Direction flag. SI and DI will be incremented by chain instructions: CMPSB, CMPSW, LODSB, LODSW, MOVSB, MOVSW, STOSB, STOSW. Algorithm: DF = 0
CLI	No operands	Clear Interrupt enable flag. This disables hardware interrupts. Algorithm: $IF = 0$ \boxed{I} $\boxed{0}$
CMC	No operands	Complement Carry flag. Inverts value of CF. Algorithm: if $CF = 1$ then $CF = 0$ if $CF = 0$ then $CF = 1$

СМР	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Compare. Algorithm: operand1 - operand2 result is not stored anywhere, flags are set (OF, SF, ZF, AF, PF, CF) according to result. Example: MOV AL, 5 MOV BL, 5 CMP AL, BL; AL = 5, ZF = 1 (so equal!) RET CZSOPA r r r r r r
CMPSB	No operands	Compare bytes: ES:[DI] from DS:[SI]. Algorithm: • DS:[SI] - ES:[DI] • set flags according to result: OF, SF, ZF, AF, PF, CF • if DF = 0 then • SI = SI + 1 • DI = DI + 1 else • SI = SI - 1 • DI = DI - 1

		Example: open cmpsb.asm from c:\emu8086\examples CZSOPA rrrrrr
CMPSW	No operands	Compare words: ES:[DI] from DS:[SI]. Algorithm: • DS:[SI] - ES:[DI] • set flags according to result:
CWD	No operands	Convert Word to Double word. Algorithm: if high bit of AX = 1 then: • DX = 65535 (0FFFFh)

else • DX = 0Example: MOV DX, 0 ; DX = 0MOVAX, 0 ; AX = 0MOV AX, -5 ; DX AX = 00000h:0FFFBhCWD ; DX AX = 0FFFFh:0FFFBh RET CZSOPA unchanged DAA No operands Decimal adjust After Addition. Corrects the result of addition of two packed BCD values. Algorithm: if low nibble of AL > 9 or AF = 1 then: • AL = AL + 6 $\bullet \quad AF = 1$ if AL > 9Fh or CF = 1 then: • AL = AL + 60h• CF = 1Example: MOV AL, 0Fh ; AL = 0Fh (15)DAA ; AL = 15hRET

DAS	No operands	Decimal adjust After Subtraction. Corrects the result of subtraction of two packed BCD values. Algorithm: if low nibble of AL > 9 or AF = 1 then: • AL = AL - 6 • AF = 1 if AL > 9Fh or CF = 1 then: • AL = AL - 60h • CF = 1 Example: MOV AL, 0FFh; AL = 0FFh (-1) DAS ; AL = 99h, CF = 1 RET CZSOPA Frrrrrrr
DEC	REG memory	Decrement. Algorithm: operand = operand - 1 Example:

		MOV AL, 255; AL = 0FFh (255 or -1) DEC AL; AL = 0FEh (254 or -2) RET ZSOPA rrrr CF - unchanged!
DIV	REG	Unsigned divide. Algorithm: when operand is a byte: AL = AX / operand AH = remainder (modulus) when operand is a word: AX = (DX AX) / operand DX = remainder (modulus) Example: MOV AX, 203 ; AX = 00CBh MOV BL, 4 DIV BL ; AL = 50 (32h), AH = 3 RET CZSOPA 2 2 2 2 2 2
HLT	No operands	Halt the System. Example: MOV AX, 5 HLT


		CZSOPA unchanged
IDIV	REG memory	Signed divide. Algorithm: when operand is a byte: AL = AX / operand AH = remainder (modulus) when operand is a word: AX = (DX AX) / operand DX = remainder (modulus) Example: MOV AX, -203; AX = 0FF35h MOV BL, 4 IDIV BL ; AL = -50 (0CEh), AH = -3 (0FDh) RET CZSOPA ? ? ? ? ? ?
IMUL	REG memory	Signed multiply. Algorithm: when operand is a byte : $AX = AL * operand.$ when operand is a word : $(DX AX) = AX * operand.$

		Example: MOV AL, -2 MOV BL, -4 IMUL BL ; AX = 8 RET CZSOPA F??r?? CF=OF=0 when result fits into operand of IMUL.
IN	AL, im.byte AL, DX AX, im.byte AX, DX	Input from port into AL or AX . Second operand is a port number. If required to access port number over 255 - DX register should be used. Example: IN AX, 4; get status of traffic lights. IN AL, 7; get status of stepper-motor. CZSOPA unchanged
INC	REG memory	Increment. Algorithm: operand = operand + 1 Example: MOV AL, 4 INC AL ; AL = 5 RET ZSOPA r r r r r


		CF - unchanged!
INT	immediate byte	Interrupt numbered by immediate byte (0255). Algorithm: Push to stack:
INTO	No operands	Interrupt 4 if Overflow flag is 1.
	No operands	Algorithm: if OF = 1 then INT 4 Example: ; -5 - 127 = -132 (not in -128127) ; the result of SUB is wrong (124), ; so OF = 1 is set: MOV AL, -5 SUB AL, 127 ; AL = 7Ch (124)

		INTO ; process error. RET	
IRET	No operands	Interrupt Return. Algorithm: Pop from stack: Interrupt Return. Interrupt Return. Pop from stack: Interrupt Return. Pop from stack: Interrupt Return. Pop from stack: Interrupt Return. Interrupt Return. Interrupt Return. Pop from stack: Interrupt Return. Interrupt Return. Interrupt Return. Pop from stack: Interrupt Return. Interrupt Return. Interrupt Return. Interrupt Return. Pop from stack: Interrupt Return. Interrupt Return.	
JA	label	Short Jump if first operand is Above second operand (as set by CMP instruction). Unsigned. Algorithm:	
		if (CF = 0) and (ZF = 0) then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 250 CMP AL, 5 JA label1 PRINT 'AL is not above 5' JMP exit label1: PRINT 'AL is above 5' exit: RET	

		CZSOPA unchanged	
		Short Jump if first operand is Above or Equal to second operand (as set by CMP instruction). Unsigned. Algorithm:	
JAE	label	if CF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JAE label1 PRINT 'AL is not above or equal to 5' JMP exit label1: PRINT 'AL is above or equal to 5' exit: RET CZSOPA unchanged	
ЈВ	label	Short Jump if first operand is Below second operand (as set by CMP instruction). Unsigned.	
		Example:	



		unchanged
JC	label	Short Jump if Carry flag is set to 1. Algorithm: if CF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 255 ADD AL, 1 JC label1 PRINT 'no carry.' JMP exit label1: PRINT 'has carry.' exit: RET CZSOPA unchanged
JCXZ	label	Short Jump if CX register is 0. Algorithm: if CX = 0 then jump Example: include 'emu8086.inc' ORG 100h



JG	label	Short Jump if first operand is Greater then second operand (as set by CMP instruction). Signed. Algorithm: if (ZF = 0) and (SF = OF) then jump Example: include 'emu8086.ine' ORG 100h MOV AL, 5 CMP AL, -5 JG label1 PRINT 'AL is not greater -5.' JMP exit label1: PRINT 'AL is greater -5.' exit: RET CZSOPA unchanged
JGE	label	Short Jump if first operand is Greater or Equal to second operand (as set by CMP instruction). Signed. Algorithm: if SF = OF then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, -5 JGE label1

		PRINT 'AL < -5' JMP exit label1: PRINT 'AL >= -5' exit: RET CZSOPA unchanged
JL	label	Short Jump if first operand is Less then second operand (as set by CMP instruction). Signed. Algorithm: if SF ⇔ OF then jump Example: include 'emu8086.inc' ORG 100h MOV AL, -2 CMP AL, 5 JL label1 PRINT 'AL >= 5.' JMP exit label1: PRINT 'AL < 5.' exit: RET C Z S O P A unchanged
JLE	label	Short Jump if first operand is Less or Equal to second operand (as set by CMP instruction). Signed.

Algorithm: if $SF \Leftrightarrow OF$ or ZF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, -2 CMP AL, 5 JLE label1 PRINT 'AL > 5.' JMP exit label1: PRINT 'AL <= 5.' exit: **RET** CZSOPA unchanged JMP label Unconditional Jump. Transfers control to another part of the program. 4-byte address may be 4-byte address entered in this form: 1234h:5678h, first value is a segment second value is an offset. Algorithm: always jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 JMP label1 ; jump over 2 lines! PRINT 'Not Jumped!' MOV AL, 0


		label1: PRINT 'Got Here!' RET CZSOPA unchanged
JNA	label	Short Jump if first operand is Not Above second operand (as set by CMP instruction). Unsigned. Algorithm: if CF = 1 or ZF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 5 JNA label1 PRINT 'AL is above 5.' JMP exit label1: PRINT 'AL is not above 5.' exit: RET CZSOPA unchanged
JNAE	label	Short Jump if first operand is Not Above and Not Equal to second operand (as set by CMP instruction). Unsigned. Algorithm:

if CF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 5 JNAE label1 PRINT 'AL \geq 5.' JMP exit label1: PRINT 'AL < 5.' exit: RET CZSOPA unchanged JNB label Short Jump if first operand is Not Below second operand (as set by CMP instruction). Unsigned. Algorithm: if CF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 7 CMP AL, 5 JNB label1 PRINT 'AL < 5.' JMP exit label1:

		PRINT 'AL >= 5.' exit: RET CZSOPA unchanged	
JNBE	label	Short Jump if first operand is Not Below and Not Equal to second operand (as set by CMP instruction). Unsigned. Algorithm: if (CF = 0) and (ZF = 0) then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 7 CMP AL, 5 JNBE label1 PRINT 'AL <= 5.' JMP exit label1: PRINT 'AL > 5.' exit: RET CZSOPA unchanged	
JNC	label	Short Jump if Carry flag is set to 0. Algorithm:	

if CF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 ADD AL, 3 JNC label1 PRINT 'has carry.' JMP exit label1: PRINT 'no carry.' exit: RET CZSOPA unchanged JNE label Short Jump if first operand is Not Equal to second operand (as set by CMP instruction). Signed/Unsigned. Algorithm: if ZF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 3 JNE label1 PRINT 'AL = 3.' JMP exit

		label1: PRINT 'Al ⇔ 3.' exit: RET CZSOPA unchanged	
JNG	label	Short Jump if first operand is Not Greater then second operand (as set by CMP instruction). Signed. Algorithm: $ if (ZF = 1) \text{ and } (SF \diamondsuit OF) \text{ then jump} $ Example: $ include \text{ 'emu8086.inc'} $ ORG 100h $ MOV \text{ AL, 2} $ $ CMP \text{ AL, 3} $ $ JNG \text{ label l} $ $ PRINT 'AL > 3.' $ $ JMP \text{ exit} $ $ label 1: $ $ PRINT 'Al <= 3.' $ $ exit: $ $ RET $	
JNGE	label	Short Jump if first operand is Not Greater and Not Equal to second operand (as set by CMP instruction). Signed.	



	JMP exit label1: PRINT 'Al >= -3.' exit: RET CZSOPA unchanged	
JNLE label	Short Jump if first operand is Not Less and Not Equal to second operand (as set by CMP instruction). Signed. Algorithm: if (SF = OF) and (ZF = 0) then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, -3 JNLE label1 PRINT 'AL <= -3.' JMP exit label1: PRINT 'AL > -3.' exit: RET CZSOPA unchanged	

		Short Jump if Not Overflow.
		Algorithm:
JNO	label	if OF = 0 then jump Example: ; -5 - 2 = -7 (inside -128127) ; the result of SUB is correct, ; so OF = 0: include 'emu8086.inc' ORG 100h MOV AL, -5 SUB AL, 2; AL = 0F9h (-7) JNO label1 PRINT 'overflow!' JMP exit label1: PRINT 'no overflow.' exit: RET CZSOPA unchanged
JNP	label	Short Jump if No Parity (odd). Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if PF = 0 then jump
		Example:

include 'emu8086.inc' ORG 100h MOV AL, 00000111b ; AL = 7OR AL, 0 ; just set flags. JNP label1 PRINT 'parity even.' JMP exit label1: PRINT 'parity odd.' exit: RET CZSOPA unchanged JNS label Short Jump if Not Signed (if positive). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if SF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000111b ; AL = 7OR AL, 0 ; just set flags. JNS label1 PRINT 'signed.' JMP exit label1: PRINT 'not signed.' exit: RET

		unchanged
		Short Jump if Not Zero (not equal). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm:
		if ZF = 0 then jump Example: include 'emu8086.inc'
JNZ	label	ORG 100h MOV AL, 00000111b ; AL = 7 OR AL, 0 ; just set flags. JNZ label1 PRINT 'zero.' JMP exit label1: PRINT 'not zero.' exit: RET C Z S O P A unchanged
JO	label	Short Jump if Overflow.
		Algorithm:
		if OF = 1 then jump Example:

```
; the result of SUB is wrong (124),
                                    ; so OF = 1 is set:
                                    include 'emu8086.inc'
                                    org 100h
                                    MOV AL, -5
                                     SUB AL, 127; AL = 7Ch (124)
                                    JO label1
                                     PRINT 'no overflow.'
                                    JMP exit
                                    label1:
                                    PRINT 'overflow!'
                                    exit:
                                     RET
                                    CZSOPA
                                    unchanged
JP
               label
                                    Short Jump if Parity (even). Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST,
                                    AND, OR, XOR instructions.
                                    Algorithm:
                                         if PF = 1 then jump
                                    Example:
                                     include 'emu8086.inc'
                                     ORG 100h
                                     MOV AL, 00000101b ; AL = 5
                                     OR AL, 0
                                                    ; just set flags.
                                     JP label1
                                     PRINT 'parity odd.'
                                     JMP exit
                                    label1:
```

; -5 - 127 = -132 (not in -128...127)

		PRINT 'parity even.' exit: RET CZSOPA unchanged
JPE	label	Short Jump if Parity Even. Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if PF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000101b ; AL = 5 OR AL, 0 ; just set flags. JPE label1 PRINT 'parity odd.' JMP exit label1: PRINT 'parity even.' exit: RET C Z S O P A unchanged
JPO	label	Short Jump if Parity Odd. Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.

Algorithm: if PF = 0 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 00000111b; AL = 7 OR AL, 0 ; just set flags. JPO label1 PRINT 'parity even.' JMP exit label1: PRINT 'parity odd.' exit: RET CZSOPA unchanged JS label Short Jump if Signed (if negative). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if SF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 10000000b ; AL = -128OR AL, 0 ; just set flags. JS label1 PRINT 'not signed.' JMP exit

		label1: PRINT 'signed.' exit: RET CZSOPA unchanged
JZ	label	Short Jump if Zero (equal). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions. Algorithm: if ZF = 1 then jump Example: include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JZ label1 PRINT 'AL is not equal to 5.' JMP exit label1: PRINT 'AL is equal to 5.' exit: RET CZSOPA unchanged
LAHF	No operands	Load AH from 8 low bits of Flags register. Algorithm:


		AH bit: 7 6 5 4 3 2 1 0 [SF] [ZF] [0] [AF] [0] [PF] [1] [CF] bits 1, 3, 5 are reserved. CZSOPA unchanged
LDS	REG, memory	Load memory double word into word register and DS.
		Algorithm:
		 REG = first word DS = second word
		Example:
		ORG 100h
		LDS AX, m
		RET
		m DW 1234h DW 5678h
		END
		AX is set to 1234h, DS is set to 5678h.

		CZSOPA unchanged
		Load Effective Address. Algorithm:
LEA	REG, memory	• REG = address of memory (offset) Example:
		MOV BX, 35h MOV DI, 12h LEA SI, [BX+DI] ; $SI = 35h + 12h = 47h$ Note: The integrated 8086 assembler automatically replaces LEA with a more efficient MOV where
		possible. For example: org 100h LEA AX, m ; AX = offset of m RET m dw 1234h END
		CZSOPA unchanged
LES	REG, memory	Load memory double word into word register and ES.

		Algorithm:
		 REG = first word ES = second word
		Example:
		ORG 100h
		LES AX, m
		RET
		m DW 1234h DW 5678h
		END
		AX is set to 1234h, ES is set to 5678h.
		CZSOPA unchanged
LODSB	No operands	Load byte at DS:[SI] into AL. Update SI.
		Algorithm:

		• AL = DS:[SI] • if DF = 0 then • SI = SI + 1 else • SI = SI - 1 Example: ORG 100h LEA SI, al MOV CX, 5 MOV AH, 0Eh m: LODSB INT 10h LOOP m RET a1 DB 'H', 'e', T, T', 'o' \[\begin{align*} \text{CZSOPA} \\ \text{unchanged} \end{align*}
LODSW	No operands	Load word at DS:[SI] into AX. Update SI. Algorithm: • AX = DS:[SI] • if DF = 0 then • SI = SI + 2 else • SI = SI - 2 Example:

		ORG 100h LEA SI, a1 MOV CX, 5 REP LODSW ; finally there will be 555h in AX. RET a1 dw 111h, 222h, 333h, 444h, 555h CZSOPA unchanged
LOOP	label	Decrease CX, jump to label if CX not zero. Algorithm: • CX = CX - 1 • if CX <> 0 then • jump else • no jump, continue Example: include 'emu8086.inc' ORG 100h MOV CX, 5 label1: PRINTN 'loop!' LOOP label1 RET CZSOPA unchanged



```
• CX = CX - 1
                                      • if (CX <> 0) and (ZF = 0) then
                                            o jump
                                        else
                                            o no jump, continue
                                   Example:
                                   ; Loop until '7' is found,
                                   ; or 5 times.
                                     include 'emu8086.inc'
                                     ORG 100h
                                     MOV SI, 0
                                     MOV CX, 5
                                   label1:
                                     PUTC '*'
                                     MOV AL, v1[SI]
                                     INC SI; next byte (SI=SI+1).
                                     CMP AL, 7
                                     LOOPNE label1
                                     RET
                                     v1 db 9, 8, 7, 6, 5
                                    CZSOPA
                                    unchanged
LOOPNZ
              label
                                   Decrease CX, jump to label if CX not zero and ZF = 0.
                                   Algorithm:
```

• CX = CX - 1

else

• jump

• if $(CX \Leftrightarrow 0)$ and (ZF = 0) then

o no jump, continue Example: ; Loop until '7' is found, ; or 5 times. include 'emu8086.inc' ORG 100h MOV SI, 0 MOV CX, 5 label1: PUTC '*' MOV AL, v1[SI] INC SI ; next byte (SI=SI+1). CMP AL, 7 LOOPNZ label1 RET v1 db 9, 8, 7, 6, 5 CZSOPA unchanged LOOPZ label Decrease CX, jump to label if CX not zero and ZF = 1. Algorithm: • CX = CX - 1• if $(CX \Leftrightarrow 0)$ and (ZF = 1) then o jump else o no jump, continue Example: ; Loop until result fits into AL alone, ; or 5 times. The result will be over 255 ; on third loop (100+100+100),

; so loop will exit. include 'emu8086.inc' ORG 100h MOV AX, 0 MOV CX, 5 label1: PUTC '*' ADD AX, 100 CMP AH, 0 LOOPZ label1 RET CZSOPA unchanged MOV REG, memory Copy operand2 to operand1. memory, REG REG, REG The MOV instruction cannot: memory, immediate REG, immediate • set the value of the CS and IP registers. • copy value of one segment register to another segment register (should copy to general SREG, memory register first). memory, SREG • copy immediate value to segment register (should copy to general register first). REG, SREG SREG, REG Algorithm: operand1 = operand2Example: ORG 100h MOV AX, 0B800h; set AX = B800h (VGA memory). MOV DS, AX; copy value of AX to DS. MOV CL, 'A'; CL = 41h (ASCII code).

		MOV CH, 01011111b; CL = color attribute. MOV BX, 15Eh ; BX = position on screen. MOV [BX], CX ; w.[0B800h:015Eh] = CX. RET ; returns to operating system.
MOVSB	No operands	Copy byte at DS:[SI] to ES:[DI]. Update SI and DI. Algorithm: • ES:[DI] = DS:[SI] • if DF = 0 then • SI = SI + 1 • DI = DI + 1 else • SI = SI - 1 • DI = DI - 1 Example: ORG 100h CLD LEA SI, al LEA DI, a2 MOV CX, 5 REP MOVSB RET al DB 1,2,3,4,5 a2 DB 5 DUP(0) C Z S O P A lunchanged

MOVSW	No operands	Copy word at DS:[SI] to ES:[DI]. Update SI and DI. Algorithm: • ES:[DI] = DS:[SI] • if DF = 0 then • SI = SI + 2 • DI = DI + 2 else • SI = SI - 2 • DI = DI - 2 Example: ORG 100h CLD LEA SI, al LEA DI, a2 MOV CX, 5 REP MOVSW RET al DW 1,2,3,4,5 a2 DW 5 DUP(0) CZS PA umchanged
MUL	REG memory	Unsigned multiply. Algorithm:

		when operand is a byte : AX = AL * operand. when operand is a word : (DX AX) = AX * operand. Example: MOV AL, 200 ; AL = 0C8h MOV BL, 4 MUL BL ; AX = 0320h (800) RET CZSOPA
NEG	REG	Negate. Makes operand negative (two's complement). Algorithm: • Invert all bits of the operand • Add 1 to inverted operand Example: MOV AL, 5 ; AL = 05h NEG AL ; AL = 0FBh (-5) NEG AL ; AL = 05h (5) RET CZSOPA Frrrrr
NOP	No operands	No Operation.

		Algorithm:	
		Do nothing	
		Example:	
		; do nothing, 3 times: NOP NOP NOP RET	
		CZSOPA unchanged	
		Invert each bit of the operand.	
		Algorithm:	
		 if bit is 1 turn it to 0. if bit is 0 turn it to 1. 	
NOT	REG	Example:	
	memory	MOV AL, 00011011b NOT AL ; AL = 11100100b RET	
		CZSOPA unchanged	
			1
OR	REG, memory	Logical OR between all bits of two operands. Result is stored in first operand.	
	memory, REG REG, REG	These rules apply:	

	memory, immediate REG, immediate	1 OR 1 = 1 1 OR 0 = 1 0 OR 1 = 1 0 OR 0 = 0
		Example: MOV AL, 'A' ; AL = 01000001b OR AL, 00100000b ; AL = 01100001b ('a') RET
		Output from AL or AX to port. First operand is a port number. If required to access port number over 255 - DX register should be used.
OUT	im.byte, AL im.byte, AX DX, AL DX, AX	Example: MOV AX, 0FFFh; Turn on all OUT 4, AX; traffic lights. MOV AL, 100b; Turn on the third OUT 7, AL; magnet of the stepper-motor.
		unchanged
POP	REG SREG memory	Get 16 bit value from the stack. Algorithm:

		• operand = SS:[SP] (top of the stack) • SP = SP + 2 Example: MOV AX, 1234h PUSH AX POP DX ; DX = 1234h RET CZSOPA unchanged
POPA No	operands	Pop all general purpose registers DI, SI, BP, SP, BX, DX, CX, AX from the stack. SP value is ignored, it is Popped but not set to SP register). Note: this instruction works only on 80186 CPU and later! Algorithm: POP DI POP SI POP BP POP XX (SP value ignored) POP BX POP DX POP CX POP CX POP AX
POPF No	operands	Get flags register from the stack.

		Algorithm:
		 flags = SS:[SP] (top of the stack) SP = SP + 2
		CZSOPA popped
		Store 16 bit value in the stack.
		Note: PUSH immediate works only on 80186 CPU and later!
		Algorithm:
2000	REG SREG	 SP = SP - 2 SS:[SP] (top of the stack) = operand
PUSH	memory immediate	Example:
		MOV AX, 1234h PUSH AX POR DV 1224h
		POP DX ; DX = 1234h RET
		CZSOPA unchanged
PUSHA	No operands	Push all general purpose registers AX, CX, DX, BX, SP, BP, SI, DI in the stack. Original value of SP register (before PUSHA) is used.
		Note: this instruction works only on 80186 CPU and later!
		Algorithm:

		PUSH AX PUSH CX PUSH DX PUSH BX PUSH BP PUSH BP PUSH BI PUSH DI CZSOPA unchanged
PUSHF	No operands	Store flags register in the stack. Algorithm: • SP = SP - 2 • SS:[SP] (top of the stack) = flags CZSOPA unchanged
RCL	memory, immediate REG, immediate memory, CL REG, CL	Rotate operand1 left through Carry Flag. The number of rotates is set by operand2. When immediate is greater then 1, assembler generates several RCL xx , 1 instructions because 8086 has machine code only for this instruction (the same principle works for all other shift/rotate instructions). Algorithm: shift all bits left, the bit that goes off is set to CF and previous value of CF is inserted to the right-most position.

		Example: $STC ; \text{ set carry } (CF=1).$ $MOV \text{ AL, } 1Ch ; \text{ AL} = 00011100b}$ $RCL \text{ AL, } 1 ; \text{ AL} = 00111001b}, \text{ CF}=0.$ RET \boxed{CO} \boxed{r} \boxed{r} $OF=0 \text{ if first operand keeps original sign.}$
RCR	memory, immediate REG, immediate memory, CL REG, CL	Rotate operand1 right through Carry Flag. The number of rotates is set by operand2. Algorithm: shift all bits right, the bit that goes off is set to CF and previous value of CF is inserted to the left-most position. Example: STC ; set carry (CF=1). MOV AL, 1Ch ; AL = 00011100b RCR AL, 1 ; AL = 10001110b, CF=0. RET CO F CO
REP	chain instruction	Repeat following MOVSB, MOVSW, LODSB, LODSW, STOSB, STOSW instructions CX times. Algorithm: check_cx:

		if CX 0 then • do following chain instruction • CX = CX - 1 • go back to check_cx else • exit from REP cycle Z r
REPE	chain instruction	Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 1 (result is Equal), maximum CX times. Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • if ZF = 1 then:

		Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while $ZF = 0$ (result is Not Equal), maximum CX times.
		Algorithm:
		check_cx:
		if $CX \Leftrightarrow 0$ then
REPNE	chain instruction	 do following chain instruction CX = CX - 1 if ZF = 0 then: go back to check_cx
		else • exit from REPNE cycle
		else
		exit from REPNE cycle
REPNZ	chain instruction	Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 0 (result is Not Zero), maximum CX times.
		Algorithm:
		check_cx:
		if $CX \Leftrightarrow 0$ then
		do following <u>chain instruction</u>

		• CX = CX - 1 • if ZF = 0 then:	
REPZ	hain instruction	Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 1 (result is Zero), maximum CX times. Algorithm: check_cx: if CX <> 0 then • do following chain instruction • CX = CX - 1 • if ZF = 1 then:	

RET	No operands or even immediate	Return from near procedure. Algorithm: Pop from stack: IP if immediate operand is present: SP = SP + operand Example: ORG 100h; for COM file. CALL p1 ADD AX, 1 RET; return to OS. p1 PROC; procedure declaration. MOV AX, 1234h RET; return to caller. p1 ENDP CZSOPA unchanged
RETF	No operands or even immediate	Return from Far procedure. Algorithm: • Pop from stack: • IP • CS • if immediate operand is present: SP = SP + operand

		CZSOPA unchanged
ROL	memory, immediate REG, immediate memory, CL REG, CL	Rotate operand1 left. The number of rotates is set by operand2. Algorithm: shift all bits left, the bit that goes off is set to CF and the same bit is inserted to the right-most position. Example: MOV AL, 1Ch ; AL = 00011100b ROL AL, 1 ; AL = 00111000b, CF=0. RET
		OF=0 if first operand keeps original sign.
ROR	memory, immediate REG, immediate memory, CL REG, CL	Rotate operand1 right. The number of rotates is set by operand2. Algorithm: shift all bits right, the bit that goes off is set to CF and the same bit is inserted to the left-most position. Example: MOV AL, 1Ch ; AL = 00011100b ROR AL, 1 ; AL = 00001110b, CF=0.
		RET , THE GOODTITOO, CT G.

		CO r r OF=0 if first operand keeps original sign.
		Store AH register into low 8 bits of Flags register. Algorithm: flags register = AH
SAHF	No operands	AH bit: 7 6 5 4 3 2 1 0 [SF] [ZF] [0] [AF] [0] [PF] [1] [CF] bits 1, 3, 5 are reserved.
SAL	memory, immediate	Shift Arithmetic operand1 Left. The number of shifts is set by operand2.
SAL	REG, immediate memory, CL REG, CL	Algorithm: • Shift all bits left, the bit that goes off is set to CF. • Zero bit is inserted to the right-most position.
		Example: MOV AL, 0E0h ; AL = 111000000b SAL AL, 1 ; AL = 110000000b, CF=1. RET

		OF=0 if first operand keeps original sign.
SAR	memory, immediate REG, immediate memory, CL REG, CL	Shift Arithmetic operand1 Right. The number of shifts is set by operand2. Algorithm: • Shift all bits right, the bit that goes off is set to CF. • The sign bit that is inserted to the left-most position has the same value as before shift. Example: MOV AL, 0E0h ; AL = 11100000b SAR AL, 1 ; AL = 11110000b, CF=0. MOV BL, 4Ch ; BL = 01001100b SAR BL, 1 ; BL = 00100110b, CF=0. RET CO Pr OF=0 if first operand keeps original sign.
SBB	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Subtract with Borrow. Algorithm: operand1 = operand2 - CF Example: STC MOV AL, 5 SBB AL, 3 ; AL = 5 - 3 - 1 = 1 RET CZSOPA

SCASB	No operands	Compare bytes: AL from ES:[DI]. Algorithm: • AL - ES:[DI] • set flags according to result: OF, SF, ZF, AF, PF, CF • if DF = 0 then o DI = DI + 1 else o DI = DI - 1 CZSOPA rrrrrrr
SCASW	No operands	Compare words: AX from ES:[DI]. Algorithm: • AX - ES:[DI] • set flags according to result: OF, SF, ZF, AF, PF, CF • if DF = 0 then • DI = DI + 2 else • DI = DI - 2 CZSOPA r r r r r r

		Shift operand1 Left. The number of shifts is set by operand2.
		Algorithm:
SHL	memory, immediate REG, immediate memory, CL REG, CL	• Shift all bits left, the bit that goes off is set to CF. • Zero bit is inserted to the right-most position. Example: MOV AL, 111000000b SHL AL, 1 ; AL = 11000000b, CF=1. RET CO T T OF=0 if first operand keeps original sign.
SHR	memory, immediate REG, immediate memory, CL REG, CL	Shift operand1 Right. The number of shifts is set by operand2. Algorithm: • Shift all bits right, the bit that goes off is set to CF. • Zero bit is inserted to the left-most position. Example: MOV AL, 00000111b SHR AL, 1 ; AL = 00000011b, CF=1. RET CO F o if first operand keeps original sign.

STC	No operands	Set Carry flag. Algorithm: CF = 1 C 1
STD	No operands	Set Direction flag. SI and DI will be decremented by chain instructions: CMPSB, CMPSW, LODSB, LODSW, MOVSB, MOVSW, STOSB, STOSW. Algorithm: DF = 1
STI	No operands	Set Interrupt enable flag. This enables hardware interrupts. Algorithm: $IF = 1$
STOSB	No operands	Store byte in AL into ES:[DI]. Update DI. Algorithm:

		• ES:[DI] = AL • if DF = 0 then • DI = DI + 1 else • DI = DI - 1 Example: ORG 100h LEA DI, a1 MOV AL, 12h MOV CX, 5 REP STOSB RET a1 DB 5 dup(0) CZSOPA unchanged
STOSW	No operands	Store word in AX into ES:[DI]. Update DI. Algorithm: • ES:[DI] = AX • if DF = 0 then • DI = DI + 2 else • DI = DI - 2 Example:

		ORG 100h LEA DI, a1 MOV AX, 1234h MOV CX, 5 REP STOSW RET a1 DW 5 dup(0) CZZSOPA unchanged
SUB	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Subtract. Algorithm: operand1 = operand2 - operand2 Example: MOV AL, 5 SUB AL, 1 ; AL = 4 RET CZSOPA FTFFF
TEST	REG, memory memory, REG REG, REG	Logical AND between all bits of two operands for flags only. These flags are effected: ZF, SF, PF. Result is not stored anywhere. These rules apply:

	memory, immediate REG, immediate	$ \begin{array}{c} 1 \text{ AND } 1 = 1 \\ 1 \text{ AND } 0 = 0 \\ 0 \text{ AND } 1 = 0 \\ 0 \text{ AND } 0 = 0 \\ \\ \hline \text{Example:} \\ \text{MOV AL, } 00000101b \\ \text{TEST AL, } 1 ; \text{ZF} = 0. \\ \text{TEST AL, } 10b ; \text{ZF} = 1. \\ \hline \text{RET} \\ \hline \hline \begin{array}{c} C \boxed{Z} \boxed{S} \boxed{P} \\ \hline 0 \boxed{r} \boxed{r} \boxed{0} \boxed{r} \\ \hline \end{array} $
XCHG	REG, memory memory, REG REG, REG	Exchange values of two operands. Algorithm: operand1 <-> operand2 Example: MOV AL, 5 MOV AH, 2 XCHG AL, AH; AL = 2, AH = 5 XCHG AL, AH; AL = 5, AH = 2 RET CZSOPA unchanged
XLATB	No operands	Translate byte from table. Copy value of memory byte at DS:[BX + unsigned AL] to AL register.

Algorithm: AL = DS:[BX + unsigned AL]Example: ORG 100h LEA BX, dat MOV AL, 2 XLATB ; AL = 33hRET dat DB 11h, 22h, 33h, 44h, 55h CZSOPA unchanged XOR REG, memory Logical XOR (Exclusive OR) between all bits of two operands. Result is stored in first operand. memory, REG REG, REG These rules apply: memory, immediate REG, immediate 1 XOR 1 = 01 XOR 0 = 10 XOR 1 = 10 XOR 0 = 0Example: MOV AL, 00000111b XOR AL, 00000010b; AL = 00000101bRET



copyright © 2005 emu8086.com all rights reserved.