Sequential Reasoning for Designing Safe Optimisations under TSO

Akshay Gopalakrishnan, Clark Verbrugge McGill University

November 12th 2024

Memory Models

Models of shared memory concurrency






Figure: Memory model as a filter to identify the possible concurrent executions of a program.


Respective memory model must be known to design compiler optimizations and code generation phases.




Respective memory model must be known to design compiler optimizations and code generation phases.



Respective memory model must be known to design compiler optimizations and code generation phases.



Respective memory model must be known to design compiler optimizations and code generation phases.



Main Concern

- Language concurrency models are non-trivial to understand, let alone use.
- Programmers often have saving grace via guarantees of reliance on interleaving semantics.
- Similar guarantees do not exist for those designing compiler optimizations for the language model.

Main Concern

nex: DRF:SC

- Language concurrency models are non-trivial to understand, let alone use.
- Programmers often have saving grace via guarantees of reliance on interleaving semantics.
- Similar guarantees do not exist for those designing compiler optimizations for the language model.

Main Concern

- Language concurrency models are non-trivial to understand, let alone use.
- Programmers often have saving grace via guarantees of reliance on interleaving semantics.
- Similar guarantees do not exist for those designing compiler optimizations for the language model.



General Problem

Is there anything analogous to reliance on interleaving semantics for instead, designing optimizations?

An alternative but equivalent question:

When is it implied that a safe optimization for memory model M1 is also for M2?

General Problem

Is there anything analogous to reliance on interleaving semantics for instead, designing optimizations?

An alternative but equivalent question:

When is it implied that a safe optimization for memory model M1 is also for M2?

General Problem

Is there anything analogous to reliance on interleaving semantics for instead, designing optimizations?

An alternative but equivalent question:

When is it implied that a safe optimization for memory model M1 is also for M2?

Today specific MI, M2.

Today's Talk

- M1 Model desired for reasoning Sequential Consistency (SC).
- M2 Language model Total Store Order (TSO).

Sequential Consistency and Total Store Order




Figure: Abstract Machine for Sequential Consistency (left) and Total Store Order (right).

Sequential Consistency and Total Store Order




Figure: Abstract Machine for Sequential Consistency (left) and Total Store Order (right).

Example: SB under SC




Figure: Example program SB under SC.

Example: SB under SC




Figure: Example program SB under SC.

Example: SB under SC




Figure: Example program SB under SC.

Example Revisit: SB under TSO




Figure: The non-SC outcome outcome possible under TSO due to store buffering (SB).

Concurrent Behaviors: SC vs TSO




Figure: Set of concurrent behaviors permitted by *SC* and *TSO* given any program.

Concurrent Behaviors: General




Figure: Set of concurrent behaviors permitted by memory models given any program.

Main Question to Answer

When can I rely on SC to design optimizations for TSO?

When is it implied that a optimization safe for SC is also safe for TSO?

Permitted Optimizations: SC vs TSO




Figure: Four possibilities in terms of set of optimizations permitted by TSO and SC.

Try Examples

Let us start with some simple optimizations.

Example 1: Independent Write-Read Reordering




Figure: Compiler can decide to reorder accesses to independent memory.

Example 1: Independent Write-Read Reordering




Figure: Compiler can decide to reorder accesses to independent memory.



Example 1: Independent Write-Read Reordering




Figure: Compiler can decide to reorder accesses to independent memory.




Figure: Write-read reordering removes one of the possibilities.

Example 2: Adjacent Constant Propagation




Figure: Compiler can decide to simply propagate the constant 1 to c.

Example 2: Adjacent Constant Propagation




Figure: Compiler can decide to simply propagate the constant 1 to c.

Example 2: Adjacent Constant Propagation




Figure: Compiler can decide to simply propagate the constant 1 to c.

Example 3: Redundant Write Elimination




Figure: Compiler can decide to remove the write x = 1 as it is immediately overwritten.




Figure: Write Elimination and Constant Propagation removes another possibility.

Example 4: Reordering CAS




Figure: Reordering CAS okay in this program for SC but not for TSO.

Example 4: Reordering CAS




Figure: Reordering CAS okay in this program for SC but not for TSO.



Example 4: Reordering CAS




Figure: Reordering CAS okay in this program for SC but not for TSO.

Example 5: Eliminating CAS




Figure: Compiler can assert the CAS atomic read plays no role, thereby removing the read entirely,

Sounds like.... If we do not touch CAS, we should be okay????

Thread Merging

- We can extend the restriction of interleavings to the level of threads.
- This means we can enforce one thread to execute entirely before another.

Since restricting interleavings is safe under SC, thread merging is also a safe optimization.

Thread Merging


- We can extend the restriction of interleavings to the level of threads.
- This means we can enforce one thread to execute entirely before another.


Since restricting interleavings is safe under SC, thread merging is also a safe optimization.

Thread Merging

- We can extend the restriction of interleavings to the level of threads.
- This means we can enforce one thread to execute entirely before another.

Since restricting interleavings is safe under SC, thread merging is also a safe optimization.








Figure: Merging T3 and T1 is not okay under TSO.




Figure: Merging T3 and T1 is not okay under TSO.




Figure: Optimizing CAS or Thread Merging removes yet another possibility.

Final Verdict




Figure: The final relation between SC and TSO w.r.t. permitted concurrent behaviors (left) and optimizations (right)

Final Verdict




Figure: The final relation between SC and TSO w.r.t. permitted concurrent behaviors (left) and optimizations (right)

Pending Question

What is the exact common set of optimizations given memory models *M*1 and *M*2?

If there exists such a set, how do we quantify it?

Pending Question

What is the exact common set of optimizations given memory models *M*1 and *M*2?

If there exists such a set, how do we quantify it?



- Concurrent behaviors set of execution graphs.
- Axiomatic description memory models set of constraints on execution graphs.
- Decomposing optimizations into trace-level syntactic effects on execution graphs.



- Concurrent behaviors set of execution graphs.
- Axiomatic description memory models set of constraints on execution graphs.
- Decomposing optimizations into trace-level syntactic effects on execution graphs.



- Concurrent behaviors set of execution graphs.
- Axiomatic description memory models set of constraints on execution graphs.
- Decomposing optimizations into trace-level syntactic *effects* on execution graphs.

Groph Acyclicity



- Concurrent behaviors set of execution graphs.
- Axiomatic description memory models set of constraints on execution graphs.
- Decomposing optimizations into trace-level syntactic effects on execution graphs.

> Groph Acyclicity eg: Change egdes
po ~7 po




Figure: Memory model as axioms on execution graphs, optimizations as effects on execution graphs.




Figure: Memory model as axioms on execution graphs, optimizations as effects on execution graphs.




Figure. Memory model as axioms on execution graphs, optimizations as effects on execution graphs.




Figure: Memory model as axioms on execution graphs, optimizations as effects on execution graphs.

Optimizations for TSO can be designed relying on SC which do not involve

- Introducing -
 - Independent write-read syntactic order (eg: y = 1 to b = x).
 - New writes (violate coherence).

.

- Eliminating read-modify-write (CAS) events.
- Reordering read-modify-write with later read events in the same thread.

Optimizations for TSO can be designed relying on SC which do

- Introducing -
- not involve $y = 1 | b = x \leftrightarrow y = 1$ to b = x). Figure 1. Independent write-read syntactic order (eg: y = 1 to b = x).
 - New writes (violate coherence).
- Eliminating read-modify-write (CAS) events.
- Reordering read-modify-write with later read events in the same thread.

Optimizations for TSO can be designed relying on SC which do 7=1||b=x ~> Y=1 not involve

- Introducing -
 - Independent write-read syntactic order (eg: y = 1 to b = x).
 - New writes (violate coherence).

• Eliminating read-modify-write (CAS) events.

 Reordering read-modify-write with later read events in the same thread.

Optimizations for TSO can be designed relying on SC which do troducing - $y = 1 | b = x \rightarrow y = 1$ • Independent write-read syntactic order (eg: y = 1 to b = x). b = x

- Introducing -

• Eliminating read-modify-write (CAS) events.

 Reordering read-modify-write with later read events in the same thread.

$$\stackrel{\mathsf{RHW}}{\downarrow} \stackrel{\mathsf{R}}{\leadsto} \stackrel{\mathsf{R}}{\downarrow} \times$$

Other Results

Designing optimizations:

- Relying on SC for SC-RR (SC + independent read-read reordering).
- Relying on SC for Release Acquire (RA).
- Relying on TSO for Release Acquire (RA).
- Relying on Strong Release Acquire (SRA) for Release Acquire (RA).

Thank you

Questions?

- Akshay Gopalakrishnan akshay.akshay@mail.mcgill.ca
- Clark Verbrugge clump@cs.mcgill.ca