# Coconut Code-Graph-Centred Parallelisation

#### Christopher K. Anand Wolfram Kahl

McMaster University, Hamilton, Ontario, Canada

30 October 2008, CASCON CDP Workshop

- Motivation
- Code Graphs
- 3 Software Pipelining by Graph Calculation
- 4 Lifting ILP to Multi-Core

#### Hardware Parallelism on the Cell BE

- 1 PPE + 8 SPEs
- DMA independent of execution (double-buffering)

#### Hardware Parallelism on the Cell SPU


- SIMD instructions act in parallel on "polymorphic" registers: 128bit = 2 double = 4 float = 4 int = 8 short = 16 byte
- 2 instruction units (arithmetic and data movement) with double issue
- Both units are **pipelined**: Up to **6** instructions "in-flight" simultaneously

#### Parallelism requires independence!

#### Dependencies in Real Code res. lower bounds: [25,19] fullLength: 93 CPU utilisation ratio: 26.9% rotabvi rotabii rotqbii \$35, \$34, \$11 rotqby \$35, \$35, 14 \$33, \$35, \$12 lnop rotmai rotqbii \$35, \$33, 2 \$37, \$36, 0 csflt cgtbi \$35, \$35, -1 \$33, \$33, \$35 xor shufb \$35, \$35, \$35, \$32 \$33, \$33, \$33, \$20 shufb fnms \$34, \$14, \$37, \$34 andbi \$35, \$35, 128 selb \$36, \$19, \$33, \$21 shufb \$40, \$17, \$18, \$36 shufb fnms \$38, \$13, \$37, \$34 \$41, \$24, \$25, \$36 shufb \$34, \$30, \$31, \$36 shufb shufb \$33. \$28. \$29. \$36 shufb \$36. \$26. \$27. \$36 \$35, \$34, \$35 \$37, \$10, \$37, \$38 \$38. \$37. \$37. \$15 \$34. \$37. \$37 \$35. \$37. \$33. \$35 \$33, \$38 \$39, \$34, \$40, \$39 \$33, \$38, \$33 \$41, \$34, \$39, \$41 \$39, \$38, \$33, \$16 \$34, \$34, \$41, \$36 \$33, \$39, \$33, \$33 \$33, \$33, \$37 \$35. \$33. \$34. \$35 \$35. 0(\$5) stad jump:

# Breaking Dependencies by Software Pipelining

	Hardware Pipelining	Software Pipelining
Unit:	instruction	loop body
Segments:	pipeline stages	body stages
Independence:	different instructions	different iterations





Software-Pipelined Schedule

res. lower bounds: [25,19]

fullLength: 25

CPU utilisation ratio: 100%





# Intermediate Representation: Code Graphs

#### Hypergraphs are a kind of typed term graphs with:

- node-labels (register or state **types**)
- edge-labels (functions, **operation names**, state transformations)
- multiple edge arguments
- multiple edge results

#### Code graphs are hypergraphs with:

• designated input and output node sequences

#### Simple Transformation:

rewrite step is DPO in hypergraph category rule is span in code graph category

### **Data-Flow Code Graphs**


#### Code Graph Characteristics:

- No cycles, no joins
- Pure operations as edge labels
- Multiple arguments, multiple results
- Side effects translated into state arguments and results


#### **Functorial semantics:**

- gs-monoidal category with code graphs as morphisms
- relations between input and output tuples


# Data Flow-Code Graph



# Scheduled Code Graph



# Explicitly Staged Scheduling [Thaller 2006]



# From sequential composition

$$G = P : (G_1 \otimes \mathbb{I}_{I_2 \times \cdots \times I_k})$$


$$: (\mathbb{I}_{O_1} \otimes G_2 \otimes \mathbb{I}_{I_3 \times \cdots \times I_k})$$

$$: \dots$$

$$: (\mathbb{I}_{O_1 \times \cdots \times O_{k-1}} \otimes G_k) : Q$$

#### to parallel composition

$$G' := R : (G'_1 \otimes \cdots \otimes G'_k) : S,$$



#### Control-Flow Rearrangment

- Original view of pipelining transformation: Recomposition
- More flexible: **Nested graphs**
- Data-flow graphs inside control-flow graph hyperedges
- Type interaction
- Semantically justified transformations
- Control-flow rearrangement for software pipelining

Software Pipelining by Calculation


# State transformations as edge labels:

Simple Control-Flow Code Graphs

- Deterministic control flow: single argument, single result
- Cycles and joins allowed
- Different state types: live data sets
- Nested data-flow graphs

#### Standard semantics:

• Kleene categories




# Concurrent Control-Flow Code Graphs

#### Generalised state transformations:


- Multiple results: **fork**
- Multiple arguments: **join**
- Best-known model: **Petri nets**

#### Standard semantics:


- Traced monoidal categories
- (Iteration theories, flownomials)




# Sequentially Decompose Staged Body




Common composition of both code graph layers




# Unroll Loop Twice




#### Distribute S3 into Branches




# Compose S3 with Branches




# Sequentially Decompse S3 after Branches




#### Un-Distribute S3



# Move S2 over Branches Analogously



# Move S3 Forward Again




# Merge Consecutive Straight-Line Code

# **Complete Staging Transformation**

# Software Pipelining by Calculation

• Simple loops — similar to modulo scheduling


# Variant: Staging with Branch Inside Loop Body




# Software Pipelining by Calculation

- Simple loops similar to modulo scheduling
- Multi-way switch inside loop body

# Control-Flow Rearrangement: Matrix Mult.




# Key to Minimalisation: Impossible Branche Edges



Top1

# Matrix Mult.: Minimalisation and Simplification




# Software Pipelining by Calculation

- Simple loops similar to modulo scheduling
- Multi-way switch inside loop body
- MatMult nested loop involves "synthetic loop overhead"
- FFT nested loop different structure
- General tool-box for loop pattern transformations with correctness proofs
- Automation?

# Using ILP Concepts for Multi-Core

	ILP	Multi-Core
Context:	core	chip
Locality:	execution unit	core
Computation:	arithmetic instruction	computational kernel
Data Movement:	load/store instruction	DMA
Resources:	registers	buffers, signals
Synchronisation:	hardware stalling	software stalling
Scheduling:	avoids stalling	avoids stalling


# Multi-Core Data-Flow Graphs



"\*" and "\*+" edges: block multiplication, resp. multiply-add:


- control-flow graph representing the loop structure
- software-pipelined submatrix multiplication program
- loop body and prologue edges labelled with pure data-flow graphs


#### Pure Data-Flow Graphs



- High-level semantic view of block computation
- Core assignment and schedule maximise data locality
- Similar to instruction/unit selection on RISC


### Distributed Data-Flow Graphs






- edges and nodes assigned to cores
- explicit **mv** edges identity semantics
- scheduling can use approximation of DMA latencies
- dependencies still abstract

#### Concurrent Data-Flow Graphs





- communication primitives and dependencies explicit
- real data flow (DMA) hidden
- can be scheduled as for pipelined RISC

# Summary and Outlook

- Code graphs: uniform hypergraph syntax
- Graph algebra and functorial semantics essential for correctness and expressive power
- Different combinations of control and data flow
- Nested graphs to deal with complex control flow patterns at the outer level
- Nesting again for concurrency and distribution (PPU/SPU)
- Analogy to instruction-level parallelism carries over to multicore setting!