
Computer Structure and Language


Hamid Sarbazi-Azad


Department of Computer Engineering Sharif University of Technology (SUT) Tehran, Iran



1







GPU History


>2000 – A single chip graphics processor
beginning of GPU term


>2005 – Massively parallel
programmable processors


>2007 – CUDA (Compute Unified Device
Architecture)
Nvidia initiated
C/C++ extention


>2008 – OpenCL
Apple initiated
Based on C99 standard

5









Case Study >CPU >GPU >NVIDIA GTX 280 >Intel Core i7:960 ≽30 core, 1.3GHz >4-core, 3.2 GHz ≥1024-way multi-threading ▶2-way multi-threading ≽8-way SIMD >16KB software managed ≽4-way SIMD cache (shared memory) >L1 32KB, L2 256KB, L3 ≥141 GB/sec 3MB ≥32 GB/sec

(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #29: GPU Introduction

11

Number of Cores

- >It is all about the core complexity:
 - >The common goal: Improving pipeline efficiency
 - >CPU goal: Single-thread performance
 - ➤ Exploiting ILP
 - > Sophisticated branch predictor
 - >Multiple issue logics
 - >GPU goal: Throughput
 - >Interleaving hundreds of threads

11


(c) Hamid Sarbazi-Azad


Computer Structure and Language -- Lecture #29: GPU Introduction


12

Cache Size

- > CPU goal: reducing memory latency
 - > Programmer-transparent data caching
 - > Increasing the cache size to capture the working set
 - > Prefetching (HW/SW)
- >GPU goal: hiding memory latency
 - > Interleave the execution of hundreds of threads to hide the latency of each other
- ➤ Notice:
 - > CPU uses multi-threading for latency hiding
 - > GPU uses software controlled caching (shared memory) for reducing memory latency








What Is CUDA


Compute Unified Device Architecture


Based on industry-standard C


A handful of language extensions to allow heterogeneous programs


Straightforward APIs to manage devices, memory, etc










































































```
Execution Configuration
1D grid / 1D blocks
                                       dim3 gd(1024)
  gridDim.x = 1024
                   blockDim.x = 64
  gridDim.y = 1
                    blockDim.y = 1
                                       dim3 bd(64)
                    blockDim.z = 1
                                       akernel << < gd, bd >>> (...)
• 2D grid / 3D blocks
                                      dim3 gd(4, 128)
  gridDim.x = 4
                    blockDim.x = 64
                                      dim3 bd(64, 16, 4)
  gridDim.y = 128
                    blockDim.y = 16
                                      akernel<<<gd, bd>>>(...)
                    blockDim.z = 4
```










Vector Addition Kernel (3)


Device code


global__vector_addition (int *a, int *b, int *c)
{
 int i = blockDim.x * blockIdx.x + threadIdx.x;
 blocks
 if (i<N)
 c[i] = a[i] + b[i];
}
















Shared Memory


Very fast on-chip memory
Allocated per thread block
Allows data sharing between threads in the same block
Declared with __shared__ specifier
Limited amount
Must take care to avoid race conditions. For example...
Say, each thread writes the value 1 to one element of an array element
Then one thread sums up the elements of the array
Synchronize with __syncthreads()

53










```
Control Flow Divergence

• What happens if you have the following code?


if (foo (threadIdx.x))
{
    do_A();
}
else
{
    do_B();
}
```



```
Control Flow Divergence

Nested branches are handled as well

if (foo(threadIdx.x))
{
   if (bar(threadIdx.x))
      do_A();
   else
      do_B();
}
else
   do_C();
```



Control Flow Divergence

You don't have to worry about divergence for correctness (*)

You might have to think about it for performance

Depends on your branch conditions

```
Control Flow Divergence


Performance drops off with the degree of divergence

switch (threadIdx.x % N)

case 0:

case 1:

...
}
```



END OF SLIDES