


# Computer Structure and Language

## 8086/8088 Hardware Design

Hamid Sarbazi-Azad  
Department of Computer Engineering  
Sharif University of Technology (SUT)  
Tehran, Iran



1



2

(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing3

8086 Status Signals Encoding

Encoding of BHE<sup>-</sup> and A<sub>0</sub>

BHE <sup>-</sup>	A <sub>0</sub>	Operation
0	0	Word (16-bit) will be access
0	1	Upper or odd byte will be access
1	0	Lower or even byte will be access
1	1	None

Encoding of S<sub>4</sub> and S<sub>3</sub>

S <sub>4</sub>	S <sub>3</sub>	Segment in use
0	0	Alternate data (ES)
0	1	Stack (SS)
1	0	Code (CS) or none
1	1	Data (DS)

Encoding of S<sub>2</sub>, S<sub>1</sub> and S<sub>0</sub>

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Operation
0	0	0	Interrupt acknowledge
0	0	1	Read I/Q port
0	1	0	Write I/Q port
0	1	1	Halt
1	0	0	Code access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	Passive

Encoding of QS<sub>1</sub> and QS<sub>0</sub>

QS <sub>1</sub>	QS <sub>0</sub>	Characteristics
0	0	No operation
0	1	First byte of op-code from queue
1	0	Empty the queue
1	1	Subsequent byte from queue

Diagram of 8086 Memory Banks

S5: Reports IF content to outside.

S6: Indicates if 8086 is bus master. It is always low indicating that 8086 is bus master. If tristated, another bus master has taken control of the bus.

S7: Used by 8087 to know if CPU is 8086 or 8088.

3


(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing4

8086 System in Minimum Mode


Minimum Mode 8086 System

Pin Connections

4




5




6

## Instruction, Machine (Bus), and Clock Cycles




7

## 8086's Memory Read Cycle (Minimum Mode)




Timing diagram for 8086 minimum mode memory read


8




9



10



11



12

## Input/Output Device Interfacing:

- **Memory Mapped:** I/O device is treated as a location of memory address space.
- **I/O Mapped:** I/O device is accessed in I/O address space.


13

## Memory Mapped I/O device interfacing

Assume (DS)=0:

```

mov cx, word ptr [0fff0h];    == read from input device into cx
mov word ptr [8000h], bx;    == write (bx) to the output device
add dx, word ptr [0fff0h]    == read from input device & add to dx
  
```



14

[illegible]

15

**Design Example 1: Build a power-efficient 8-digit 7-segment display.**

16



(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#9: Hardware and interfacing 17

### Design Example 1: Build a power-efficient 8-digit 7-segment display. (cont.)

```

display  proc      far

          %pushr   (bp,bx,ax,si,dx)


          mov      bp,sp
          lea      bx,seven_seg
          mov      si,[bp+14]
          mov      cx,8
next:     mov      al,byte ptr [si+7]
          xlat
          mov      dx,1000h
          out      dx,al
          mov      dx,3000h
          mov      al,order
          out      dx,al
          rol      order,1
          dec      si
          call     delay20ms
          loop     next

          %popr    (dx,si,ax,bx,bp)
          ret      2

seven_seg: db      FCh,60h,DAh,F2h,66h,B6h,BEh,E0h,FEh,F6h,1
order:     db      0FEh

display  endp

```



digit	abcdefgh
0	11111100
1	01100000
2	11011010
3	11110010
4	01100110
5	10110110
6	10111110
7	11100000
8	11111110
9	11110110
.	00000001

17

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#9: Hardware and interfacing 18

### Design Example 2: Build a 8x8 keyboard.


```

row:      db      ?
          .
          .
again:    mov      dx,1000h
          mov      row,-1
          cld
loop1:    rcr      row
          mov      al,row
          out      dx,al
          in       al,dx
          cmp      al,-1
          je       loop1

; Extract keycode from (row) and (al)
; and put it into Input Buffer

; Wait for 20ms
          jmp      again
          .
          .


```



18


## I/O Schemes:

1. **Programmed I/O: CPU is involved in checking for data availability and for data movement.**
2. **Interrupted I/O: CPU is involved for data movement.**
3. **Direct memory Access (DMA): CPU is not involved in I/O operation.**



19

### Design Example 1: Build a power-efficient 8-digit 7-segment display (Interrupted).



20

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#9: Hardware and interfacing 21

### Design Example 1: Build a power-efficient 8-digit 7-segment display (cont).

display\_buf: db 8 dup (0) ; a global buffer accessed by producer & displayer

```

displayer proc far ; this is executed as timer interrupt service routine

    %push (flags, dx, ax, bx) ; push used registers
    mov si, index
    mov al, byte ptr display_buf [si]
    lea bx, seven_seg
    xlat
    mov dx, 1000h
    out dx, al
    mov dx, 3000h
    mov al, order
    out dx, al
    rol order, 1
    dec index
    and index, 7

    %pop (bx, ax, dx, flags) ; pop used registers
    iret

    index: dw 7
    seven_seg: db FCh, 60h, DAh, F2h, 66h, B6h, BEh, E0h, FEh, F6h, 1
    order: db 0FEh
displayer endp


```

In main program, at the beginning:

```

mov ax, 0
mov es, ax
mov es:[200h], offset displayer
mov es:[202h], seg displayer

```



digit	abcdefgh
0	11111100
1	01100000
2	11011010
3	11110010
4	01100110
5	10110110
6	10111110
7	11100000
8	11111110
9	11110110
.	00000001

21

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#9: Hardware and interfacing 22

### Design Example 2: Build a 8x8 keyboard (interrupted).

```

Readkey proc far
; Push used registers
; Wait for 20 ms

    mov dx, 1000h
again: mov row, -1
    clc
loop1: rcr mov al, row
    out dx, al
    in al, dx
    cmp al, -1
    je loop1

; Extract keycode from (row)
; and (al) and put it into the
; global Keyboard Buffer

; Pop used registers

    iret
Readkey endp


```

In main program, at the beginning:

```


mov ax, 0
mov es, ax
mov es:[200h], offset Readkey
mov es:[202h], seg Readkey

```




22

## Taking the control of the bus



Bus request and bus grant timings in minimum mode system



Bus request and bus grant timings in maximum mode system

23

## 8087 Coprocessor


Introduced by Intel in 1980 to speed up computations for [floating-point](#) arithmetic, such as [addition](#), [subtraction](#), [multiplication](#), [division](#), and [square root](#). It also realize [exponential](#), [logarithmic](#) and [trigonometric](#) calculations, and besides floating-point numbers it could also operate on large binary and decimal integers.

### Main Features:


- Floating point (32-bit short, 64-bit long, 80-bit extended) numbers
- 18 digit decimal numbers
- Eight 80-bit internal registers




24




25




26





29



30



## VSCOP: Vector-Signal Coprorocessor

Discrete implementation using  
TTL MSI/LSI ICs





31

## VSCOP: Vector-Signal Coprorocessor

Performance Evaluation

$$\text{SpeedUp}(F, n) = \frac{T_{8088}(F, n)}{T_{8088+VSCOP}(F, n)}$$



32



(c) Hamid Sarbazi-AzadComputer Structure & Language, Lecture#9: Hardware and interfacing33

End of Slides

33