# Computer Structure and Language

### Hamid Sarbazi-Azad

Department of Computer Engineering Sharif University of Technology (SUT) Tehran, Iran




c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Loader


## Registers


An **n**-bit Register is made of **n** flip-flops controlled in group.


Based on the availability of flip-flops' output and their access method, registers can be:


- PIPO: Parallel In, Parallel Out
- SIPO: Serial In, Parallel Out
- PISO: Parallel In, Serial Out
- SISO: Serial In, Serial Out











# Registers

From the addressability point of view, registers can be:

- **Addressable**: Assembly programmer can address them in the instructions.
  - e.g. R0, R1, ..., R15 in IBM360 family or AX, BX, CX, DX, ... in 8086/88 processor We will see them later when learning their assembly programming.
- Non-addressable: They are not addressable by the programmer, but are used in the machine.
   e.g. MAR, MBR, PC, IR, ...
   We will see them later.

c) Hamid Sarbazi-Azad 👚 Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Loader 🔝

# Registers

From the usage point of view, registers can be:

- General purpose registers: Addressable registers that can be used for all purposes defined by the machine instruction set.
  - e.g. Registers 0, 1, ...15 in IBM360/370 family.
- Special purpose registers: Addressable registers that may be used for special purposes defined by some machine instruction set.
  - e.g. Registers CX (for counting) or DX (for division, multiplication, and I/O instructions in 8086/88 family.

(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Loader

### **Internal Machine Registers**

Machine non-addressable registers include:

- MAR (Memory Address Register) keeps memory location address during a memory cycle.
- MBR (Memory Buffer Register) holds the data to be read/written from/into memory.
- **IR** (Instruction Register) holds the instruction fetched from main memory into CU.
- PC (Program Counter) holds the address of the next instruction to be fetched from main memory and executed.

We will see some other registers later.

Machine addressable registers include general-purpose and special-purpose registers.

The number of such registers and their purpose are different from machine to machine.

c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Loader

# Addressing modes

- 1. **Direct addressing**: Address of operand is given in the IF (instruction format). It can be:
  - Register direct (register number is given in IF)
  - Memory direct (memory address is given in IF)

Example 1: mov ax, array ; in 8086/88 processor

Here, ax is a symbolic address for register ax which is included in the IF. Array is also a symbolic address mentioned in the IF to directly address a word in main memory.

Example 2: L 2,NUM ; in IBM 360 family

Here, 2 indicates register#2 and NUM is the symbolic address of a word in main memory.

Almost all machines employ direct addressing modes.

c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Loader

# Addressing modes

- 2. **Indirect addressing**: The address included in the IF indicates the register or memory location that contains the address of the operand in memory). It can be:
  - Register indirect
  - Memory indirect

Example 1: L 2,0(3) ; in IBM360 family

Here, register 2 (indicated in the IF) is loaded with a word in main memory whose address is in register 3.

Example 2: call far ptr [p1]; in 8086/88 processor

A procedure is called whose address is stored in a word stored in location p1. p1 is the symbolic address of the pointer included in the IF, i.e.  $(M_{p1})$  = address of procedure.

Almost all machines employ indirect addressing modes.

c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Lo

### Addressing modes

### 2. Indirect addressing:

Indirect addressing can be of 1, 2, or more levels.

The 1-level indirect addressing uses one indirection, like we saw in the previous slide.

 $\rightarrow$  M<sub>(M addr)</sub> is the actual operand address.

The 2-level indirect addressing use two consecutive indirection to get the actual operand.

 $\rightarrow$  M<sub>(M (M addr))</sub> is the actual operand address.

... and so on.


Most machines with indirect addressing use one level indirection; very few use two levels of indirection.

Example Machine 3:

In a 2-address machine, we have:

- Main memory size: 2<sup>16</sup> addressable units (each 8 bits)
- Word size: 16 bits, unaligned, big endian
- Addressing modes: Memory Direct, Memory Indirect
- Conditional jump instructions to make loops
- The instruction format shown below:






# Example Machine 3:


What is the size of machine registers?


$$L_{MAR}$$
 = 16 bits;  $L_{MBR}$  = 16 bits;  $L_{PC}$  = 16 bits;


 Write an assembly program to calculate the sum of first 100 elements of alternating Fibonacci sequence as:


- Translate your assembly program to machine language.
- Write a program to add the elements of an array of 100 words.
- Translate your assembly program to machine language.











# Assembler:

Assembler converts assembly language into object files. It also creates listing files that contains readable text.

Object files contains a combination of machine instructions, data, and information needed to place program instructions and data properly in memory.

Most Assemblers work in two passes:

**Pass 1**: Reads each line of the source program and records all labels in a Symbol Table.

**Pass 2**: Uses information in the Symbol Table to produce the actual machine code for each line of source program.

# Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Loade Object file format:

Object file header Segment Data Relocation Symbol Debugging information

- Object file header describes the size and position of the other pieces of the file
- Text segment contains the machine instructions
- Data segment contains binary representation of data in assembly file
- Relocation info identifies instructions and data that depend on absolute addresses
- Symbol table associates addresses with external labels and lists unresolved references
- · Debugging info

· /

Computer Structure & Language -- Lecture#3: Registers, Addressing modes, Linker, Loader


der 24

### Linker:

A tool that merges the object files produced by separate compilation/assembly and creates an executable file.

It has three tasks:

- 1. Searches the program to find library routines used by program, e.g. printf(), scanf(), math routines, ....
- 2. Determines the memory locations that code from each module will occupy and relocates its instructions by adjusting absolute references
- 3. Resolve references among files





### Loader:


A part of Operating System that brings an executable file residing on disk into memory and starts its running.


It is done through the following steps:


- 1. Read executable file's header to determine the size of text and data segments;
- 2. Creates (via OS) a new address space for the program;
- 3. Copies instruction and data into allocated address space;
- 4. Copies arguments passed to the program on the stack;
- 5. Initialize the machine registers including stack pointer;
- 6. Jumps to a startup routine that copies the program's arguments from the stack to registers and calls the program's main routine by loading the PC.



























### **Example Machine 4:**

· What are the lengths of machine registers?

```
MAR = ? MBR = ? IR = ? PC = ? R0...R15 = ? 12 bits 16 bits 24 bits 12 bits 16 bits
```

- Write a program to add two 10-element arrays A and B and save the resulted vector in 10-element array C.
- Translate your program to machine code.

```
Example Machine 4:
Write a program to implement vector add C \leftarrow A + B;
                org
                       R0,#A
                                     ; R0 points to array A
                 mov
                mov
                       R1,#B
                                     ; R1 points to array B
                       R2,#C
                mov
                                     ; R2 points to array C
                mov
                       R5,#10
                                     ; R5 is used as loop counter
          loop:
                       R10,(R0)
                                     ; move one element of A into R10
                mov
                       R11,(R1)
                                     ; move one element of B into R11
                mov
                add
                       R10,R11
                                     ; add them
                       (R2),R10
                mov
                                     ; store in the corresponding element of C
                add
                       R0,#4
                                     ; update pointer to next element of A
                add
                       R1,#4
                                     ; update pointer to next element of B
                add
                       R2,#4
                                     ; update pointer to next element of C
                                     ; decrement counter
                sub
                       R5,#1
                       R5,loop
                                     ; if not zero go to loop
                jnz
         A:
                dw
                       10 dup(?)
          B:
                dw
                       10 dup(?)
                       10 dup(?)
          C:
                dw
                end
```




# Addressing modes


- 1. Direct
- 2. Indirect
- 3. Immediate
- **4. Indexed**: Operand's address is formed by adding the content of an index register and a given address (both index register and the indexed address appear in the IF).


Example: sub ax,array[bx]; in 8086/88 processor Here, array is a symbolic address which is added to (bx) to form the memory address location.


It does:  $ax \leftarrow (ax) - (M_{array+(bx)});$ 

Most available machines employ indexed addressing modes.









# **Example Machine 5:**

1) Determine the length of machine registers.

#### Answer:

```
L_{MAR} = 16 bits L_{MBR} = 16 bits L_{PC} = 16 bits L_{R0..R63} = 16 bits
```

- 2) Write a program to summate elements of an array of 100 elements. Translate your assembly program into machine code.
- 3) Write a program to accumulate the content of R0, R1, ..., R62 into R62. Translate your assembly program into machine code. (**Homework #1**)

**Example Machine 5:** 2) Write a program to summate elements of an array of 100 elements. Translate your assembly program into machine code. 100h org xor R0,R0 ; accumulator R1,R0 ; index register mov R2,#200 ; last element's index for loop control mov R3,A(R1) ; loading the i-th element of A loop: mov R0,R3 ; adding it to accumulator add ; advancing the index register for next element R1,#2 add ; if index is not 200 then continue R1,R2,loop jne sum,R0,R0 ; store the result into variable sum mov R0,0(R63) ; return to OS. Assume R63 has return address call ; variable to keep summation sum: dw 100 dup(?) ; definition of a 100-element array A: dw ; end of program end

```
Example Machine 5:
2) Write a program to summate elements of an array of 100 elements. Translate
your assembly program into machine code.
Address Code (H)
                   Assembly Line
0100
                         org
0100
        5000
                         xor
                                R0.R0
                                            0101 000000 000000
                                            0000 000001 000000
0102
        0040
                         mov
                                R1,R0
       F00200C8
                                            1111000000 000010 [00C8h]
0104
                                R2,#200
                         mov
                                R3,A(R1)
                                             0110 000011 000001 [0120h]
0108
       60C10120 loop:
                         mov
010C
        1003
                         add
                                R0,R3
                                             0001 000000 000011
010E
        F0410002
                                R1.#2
                                             1111000001 000001 [0002h]
                         add
                         jne
        B0420108
                                             1011 000001 000010 [0108h]
0112
                                R1,R2,loop
0116
        9000011E
                                             1001 000000 000000 [011Eh]
                         mov
                                sum,R0,R0
011A
        E03F0000
                                R0,0(R63)
                                             1110 000000 111111 [0000h]
                         call
011E
        0000
                   sum:
                         dw
0120
        ???????? A:
                                100 dup(?)
                         dw
                         end
```

```
Addressing modes

1. Direct
2. Indirect
3. Immediate
4. Indexed
5. Implied/Inherent: Nothing in IF but CPU knows where is the operand!

Example 1: loop instruction in 80806/88 processor.

loop address; cx ← (cx)-1;
; if (cx)≠0 then PC ←address;

Example 2: Multiply register instruction in IBM360 family.

MR 2,4 ; R₂:R₃ ← (R₃) x (R₄)
```

One-address Machine


One operand is kept in a special purpose register named ACC (Accumulator) and addressed inherently.


**Example**: In a one-address machine:


- main memory size = 2<sup>16</sup> addressable units (each 4 bits)
- word size is 16 bits (unaligned, big endian)
- Implied, direct, indirect, and immediate addressing modes


Instructions are coded in one format.





























Polish Notation and Stack Machines

The normal notation we use in maths is best known as infix notation where the operator comes between operands.

Example: x + y or z \* t

But alternative notation can be used to write mathematical expressions, e.g. prefix notation as:

+ x y or \* z t

Postfix notation (so called Polish notation) as:

x y + or z t \*

### **Polish Notation and Stack Machines**

Example: Write the following expression in Polish notation:

20\*t - z / t + 100\*w

Solution:

xy+10-td/-10s\*+z-20t\*zt/-100w\*+/

### Positive point:

- No need to worry about priority of operations. No parentheses.
- Suitable for calculation on a stack machine.

### Negative point:

- Not good for human perception.

Polish Notation and Stack Machines


Lets show the calculation of xy+10-td/-10s\*+z-20t\*zt/-100w\*+/
in a stack machine.


Procedure: Scan the expression from left to right. If you see an operand just push it into stack. If you see an operator just perform it.


Lets assume we have a machine with a 16-word stack. Stack


Let us see what happens for calculating the above Polish expression. Assume the current value of SP is 2.


xy+10-td/-10s\*+z-20t\*zt/-100w\*+/




































































































































































## Zero-address Machine (Stack Machine)


In a stack machine, all instructions (except push and pop) have no operand fields in the instruction format. So, almost all instructions have no operand fields in the instruction format.


## **Example Machine 6**: In a stack machine:

- main memory size =  $2^{32}$  addressable units (each 8 bits)
- word size is 32 bits
- Implied, direct, immediate addressing modes

Instructions are coded in two formats.







Infix to Postfix Conversion

ader 122

The algorithm includes two steps:

- 1. Fully parenthesize the input expression.
- 2. Starting from inner pairs of parentheses, replace the right parenthesis with operator and delete the left parenthesis.

**Example**: Convert below expression into Polish notation:

$$x + y - 10 - t / d + 10*s - z$$
  
-----20\*t - z / t + 100\*w

Infix to Postfix Conversion Example: Convert below expression into Polish notation:  $\frac{x+y-10-t/d+10^*s-z}{20^*t-z/t+100^*w}$  Step 1:  $(x+y-10-(t/d)+(10^*s)-z)/(((20^*t)-(z/t))+(100^*w))$   $(((x+y)-10)-(t/d))+((10^*s)-z)/(((20^*t)-(z/t))+(100^*w))$   $(((x+y)-10)-(t/d))+((10^*s)-z)/(((20^*t)-(z/t))+(100^*w))$   $((((x+y)-10)-(t/d))+((10^*s)-z))/(((20^*t)-(z/t))+(100^*w))$   $(((((x+y)-10)-(t/d))+((10^*s)-z))/(((20^*t)-(z/t))+(100^*w))$   $(((((x+y)-10)-(t/d))+((10^*s)-z))/((((20^*t)-(z/t))+(100^*w)))$ 

```
Infix to Postfix Conversion

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((x+y)-10)-(t/d))+(10s*-z)) / ((20t*-zt/)+100w*))
```

```
Infix to Postfix Conversion

((((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

(((((x+y)-10)-(t/d))+((10*s-z)) / (((20*t)-(z/t))+(100*w)))
```

```
Infix to Postfix Conversion

((((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((xy+-10)-td/)+(10s*-z)) / ((20t*-zt/)+100w*))

(((xy+10-td/)+10s*z-)/(20t*zt/-+100w*))
```

```
Infix to Postfix Conversion

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((xy+-10)-td/)+(10s*-z)) / ((20t*-zt/)+100w*))

(((xy+10--td/)+10s*z-)/(20t*zt/-+100w*))
```

```
Infix to Postfix Conversion

((((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((xy+-10)-td/)+(10s*-z)) / ((20t*-zt/)+100w*))

(((xy+10--td/)+10s*z-) / (20t*zt/-+100w*))

((xy+10-td/-+10s*z-) / 20t*zt/-100w*+)
```

```
Infix to Postfix Conversion

((((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((xy+-10)-td/)+(10s*-z)) / (((20t*-zt/)+100w*))

(((xy+10-td/)+10s*z-)/(20t*zt/-100w*+))

(((xy+10-td/-+10s*z-)/20t*zt/-100w*+)
```

```
 \begin{array}{l} \text{Infix to Postfix Conversion} \\ (((((x+y)-10)-(t/d))+((10^*s)-z)) / (((20^*t)-(z/t))+(100^*w))) \\ \text{Step 2:} \\ (((((x+y)-10)-(t/d))+((10^*s)-z)) / (((20^*t)-(z/t))+(100^*w))) \\ ((((x+y)-10)-(t/d))+((10^*s)-z)) / (((20^*t)-(z/t))+(100^*w))) \\ ((((x+y)-10)-(t/d))+((10^*s)-z)) / (((20^*t)-(z/t))+(100^*w))) \\ (((x+y)-10)-(t/d))+((10^*s)-z)) / ((20^*t-zt/)+(100^*w))) \\ (((x+y)-10)-(t/d))+((10^*s)-z)) / ((20^*t-zt/)+(100^*w))) \\ (((x+y)-10)-(t/d))+((10^*s)-z)) / ((20^*t-zt/)+(100^*w))) \\ (((x+y)-10)-(t/d))+((10^*s)-z)) / ((20^*t-zt/)+(100^*w))) \\ (((x+y)-10)-(t/d))+((10^*s)-z)) / ((20^*t)-(z/t))+(100^*w))) \\ (((x+y)-10)-(t/d))+((10^*s)-z)) / ((20^*t)-(z/t))+(100^*w)) \\ ((x+y)-10)-(t/d))+((10^*s)-z)) / ((20^*t)-(z/t))+(100^*w)) \\ ((x+y)-10)-(t/d)+(10^*s-z)) / ((20^*t)-(z/t))+(100^*w)) \\ ((x+y)-10)-(t/d)+(10^*s-z) / (20^*t-z/t)+(100^*w)) \\ ((x+y)-10)-(t/d)+(10^*s-z)+(10^*w)-(100^*w) \\ ((x+y)-10)-(t/d)+(10^*s-z)+(100^*w)-(100^*w)-(100^*w) \\ ((x+y)-10)-(t/d)+(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(100^*w)-(10
```

```
Infix to Postfix Conversion

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((xy+-10)-td/)+(10s*-z)) / (((20t*-zt/)+100w*))

(((xy+10-td/)+10s*z-)/(20t*zt/-100w*+)

(xy+10-td/-10s*z-+/20t*zt/-100w*+)
```

```
Infix to Postfix Conversion

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

Step 2:

(((((x+y)-10)-(t/d))+((10*s)-z)) / (((20*t)-(z/t))+(100*w)))

((((xy+-10)-td/)+(10s*-z)) / (((20*t-zt/)+100w*))

(((xy+10-td/)+10s*z-) / (20t*zt/-100w*+)

((xy+10-td/-10s*z-+/20t*zt/-100w*+)

xy+10-td/-10s*z-+20t*zt/-100w*+/
```

## **END OF SLIDES**