Computer Structure and Language

Hamid Sarbazi-Azad

Department of Computer Engineering Sharif University of Technology (SUT) Tehran, Iran



1

c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #26: RISC-V Extensions

ı

RISC-V Base & Extensions

- To support a wide range of scientific and industrial use cases, RISC-V ISA is divided into Bases & standard Extensions
- Each processor has exactly one base and an arbitrary number of extensions
- There are also privileged instructions; these instructions are necessary for an operating system
- ISA could be extended beyond the standard as well, if a designer or vendor finds it necessary
- Currently there are 2 ratified bases and 8 ratified extensions (4 bases and 16 extensions in total; including frozen and draft)

RV32I

Computer Structure and Language -- Lecture #26: RISC-V Extensions

- 32-bit base integer instruction set
- Contains 40 instructions
- 32-bit registers and address space
- 32-bit long Instructions
- Covers most important operations
- Can emulate almost any other operation (Except privileged and atomic)

3

(c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #26: RISC-V Extensions **RV32I** Has 6 instruction formats 30 15 14 12 11 opcode R-type funct7 rs2 rs1 funct3 rdimm[11:0] rd opcode I-type rsl funct3 imm[11:5] rs2 rs1 funct3 imm[4:0] opcode S-type imm[12] | imm[10:5] rs2 funct3 | imm[4:1] | imm[11] | opcode | B-type rs1 imm[31:12] rd opcode U-type imm[19:12] imm[20] imm[10:1] imm[11] rdopcode J-type

c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #26: RISC-V Extensions

5

RISC-V Standard Extensions

- There are 8 ratified standard extensions (as of Dec. 2023)
- Each extension provides a specific functionality that is missing from base and other extensions
- Not all extensions are as useful as others
- Most useful extensions are grouped into "G" or "GC" subset
 - "M" for integer multiplication and division
 - "F" & "D" for single and double precision floating point operations
 - "A" for atomic operations
 - "C" for compressed instructions

5

(c) Hamid Sarbazi-Azad


Computer Structure and Language -- Lecture #26: RISC-V Extensions

6

RISC-V Standard Extensions

- Extensions are somewhat related to the base
- Some instructions are only available in larger extensions
- Generally they depend on the size of base registers (XLEN)
- For example:
 - In RV32I "mul" instruction from "M" extension multiplies two 32 bit numbers and stores lower 32 bits of result
 - In RV64I same instruction multiplies two 64 bit numbers and stores lower 64 bits of result
 - To get same functionality in RV64I "mulw" should be used (which does not exist with RV32I base)
- In rest of class extensions are explained in the context of RV32I base





(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #26: RISC-V Extensions

9

Multiplication

- There is no instructions to get both high and low 32 bits of result (unlike s370 & x86)
- "mul" instructions multiplies values of source registers and stores lower 32 bits in destination registers
- "mulh", "mulhu" & "mulhsu" multiply value of source registers and store higher 32 bits of result in destination register.
 - mulh is used when both sources are signed
 - mulhu is used when both sources are unsigned
 - mulhsu is used when rs1 is signed and rs2 is unsigned
- Why mul doesn't care about sign?

9

(c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #26: RISC-V Extensions

10

Multiplication

If both the high and low bits of the same product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing two separate multiplies.

(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #26: RISC-V Extensions

11

Division

- There is no instructions to get both quotient and remainder (unlike s370 & x86)
- "div" & "divu" instructions divide rs1 by rs2 and save quotient in rd (signed and unsigned division respectively)
- "rem" & "remu" instructions divide rs1 by rs2 and save remainder in rd (signed and unsigned division respectively)

11

(c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #26: RISC-V Extensions


12

Division

- If both the quotient and remainder are required from the same division, the recommended code sequence is: DIV[U] rdq, rs1, rs2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2). Microarchitectures can then fuse these into a single divide operation instead of performing two separate divides.
- Signed division overflow occurs only when the most-negative integer is divided by -1
- Results of division by zero and overflow are as follows

Condition	Dividend	Divisor	DIVU[W]	REMU[W]	DIV[W]	REM[W]
Division by zero	x	0	$2^{L} - 1$	x	-1	x
Overflow (signed only)	-2^{L-1}	-1	_	_	-2^{L-1}	0





F Extension

F extension instructions are very similar to base instructions

We get special load, store and arithmetic instructions


All 15

Restancies of the extension instructions are very similar to base instructions

We get special load, store and arithmetic instructions

Restancies of the extension of the

15




The fields within the fcsr can also be accessed individually through different CSR addresses, and separate assembler pseudoinstructions are defined for these accesses. The FRRM instruction reads the Rounding Mode field frm and copies it into the least-significant three bits of integer register rd, with zero in all other bits. FSRM swaps the value in frm by copying the original value into integer register rd, and then writing a new value obtained from the three least-significant bits of integer register rs1 into frm. FRFLAGS and FSFLAGS are defined analogously for the Accrued Exception Flags field fflags.

17

Rounding Modes

18

- Rounding mode can be selected statically or dynamically
- Static rounding mode is encoded in instruction itself
- Dynamic rounding mode is encoded in fcsr
- 3 bits are used for encoding rounding mode (both in instruction and fcsr). Selecting 111 in instruction, means using dynamic mode.
- If frm is set to an invalid value (101–111), any subsequent attempt to execute a floating-point operation with a dynamic rounding mode will raise an illegal instruction exception.
- Some instructions, including widening conversions, have the rm field but are nevertheless unaffected by the rounding mode; software should set their rm field to RNE (000).





Accrued Exception Flag


20


- The base RISC-V ISA does not support generating a trap on the setting of a floating-point exception flag.
- Instead the accrued exception flags indicate the exception conditions that have arisen on any floating-point instructions


Flag Mnemonic	Flag Meaning
NV	Invalid Operation
DZ	Divide by Zero
OF	Overflow
UF	Underflow
NX	Inexact














Conversion and Move Instructions - Convert

- If the rounded result is not representable in the destination format, it is clipped to the nearest value and the invalid flag is set. (valid inputs and behavior on invalid input is as follows)
- All floating-point to integer and integer to floating-point conversion instructions round according to the rm field.
- A floating-point register can be initialized to floating-point positive zero using FCVT.S.W rd, x0, which will never set any exception flags.


	FCVT.W.S	FCVT.WU.S	FCVT.L.S	FCVT.LU.S
Minimum valid input (after rounding)	-2^{31}	0	-2^{63}	0
Maximum valid input (after rounding)	$2^{31}-1$	$2^{32}-1$	$2^{63}-1$	$2^{64}-1$
Output for out-of-range negative input	-2^{31}	0	-2^{63}	0
Output for $-\infty$	-2^{31}	0	-2^{63}	0
Output for out-of-range positive input	$2^{31}-1$	$2^{32}-1$	$2^{63}-1$	$2^{64}-1$
Output for $+\infty$ or NaN	$2^{31}-1$	$2^{32}-1$	$2^{63}-1$	$2^{64}-1$







Classify Instruction ■ The fclass.s instruction examines the value in floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number. • The corresponding bit in rd will be set if the property is true and clear otherwise. All other bits in rd are cleared. • Exactly one bit in rd will be set. fclass.s does not set the floating-point exception flags. rd bit | Meaning rs1 is $-\infty$. rs1 is a negative normal number. rs1 is a negative subnormal number. rs1 is +0. rs1 is a positive subnormal number. 6 rs1 is a positive normal number. rs1 is $+\infty$. rs1 is a signaling NaN. rs1 is a quiet NaN.





D Extension

- D extension relies on F extension and can not be included without F.
- Extends all 32 floating-point registers to 64-bit registers. (registers can either hold 32 or 64 bit floating-point values)
- All F instructions are also available in D
 - fmt field must be set to D(01)
 - Mnemonics swap s for d

33

Conversion Instructions – Single Precision to Double Precision

- Convert values of float registers between single and double precision representations.
- Has only one source. rs2 must be set accordingly.

31	27 2	26 25	24	20 19	15	14	12 11	7 6	0
funct5		fmt	rs2		rs1	rm	rd	ope	code
5		2	5		5	3	5	7	7

Inst	Opcode	funct5	rs2	Description
fcvt.s.d	1010011	0100000	00001	Double to single conversion
fcvt.d.s	1010011	0100001	00000	Single to double conversion

END OF SLIDES