

Computer Structure and Language

The 8086/8088 Assembly Language

Hamid Sarbazi-Azad

Department of Computer Engineering
Sharif University of Technology (SUT)
Tehran, Iran



1

(c) Hamid Sarbazi-Azad

Computer Structure & Language, Lecture#4: Bit manipulation instructions

2

8086/88 has 7 types of instructions:

1. Data Transfer Instructions
2. Arithmetic Instructions
3. Bit Manipulation Instructions
4. String Instructions
5. Program Execution Transfer Instructions
6. Processor Control Instructions
7. Interrupt Instructions

2

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 3

The 8086/88's Logic Instructions:

And Instructions: AND

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Register/Memory with Register to Either**

Possible combinations:

and reg1,reg2 \equiv $\text{reg1} \leftarrow (\text{reg1}) \wedge (\text{reg2})$; update Flags;
 and reg,memory \equiv $\text{reg} \leftarrow (\text{reg}) \wedge (\text{EA})$; update Flags;
 and memory,reg \equiv $\text{EA} \leftarrow (\text{EA}) \wedge (\text{reg})$; update Flags;

001000 d w Md Reg R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

Example:

and cx,word ptr [si-5] \equiv $\text{cx} \leftarrow (\text{cx}) \wedge (\text{M}_{(\text{si}-5)})$; update Flags;

Machine code: dw Md Reg R/M Disp. Low 00100011 01 001 100 11111011 \equiv 234CFBh

3

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 4

The 8086/88's Logic Instructions:

And Instructions: AND

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Immediate to Register/Memory**

1000000 w Md 100 R/M Disp. Low-byte Disp. High-byte Imm. Low-byte Imm. High-byte
for 16-bit displacement If w=1

Example 1:

and bx,25h \equiv $\text{bx} \leftarrow (\text{bx}) \wedge 0025\text{h}$; update Flags;

Machine code: w Md R/M Data Low Data High 10000001 11 100 011 00100101 00000000 \equiv 81E32500h

Example 2:

and word ptr [bx+20][di],1234h \equiv $\text{M}_{(\text{bx})+(\text{di})+20} \leftarrow (\text{M}_{(\text{bx})+(\text{di})+20}) \wedge 1234\text{h}$; update Flags;

Machine code: w Md R/M Disp. Low Data Low Data High 10000001 01 100 001 00010100 00110100 00010010 \equiv 8161143412h

4

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 5

The 8086/88's Logic Instructions:

And Instructions: AND

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Immediate to Accumulator**
 - and al,data8 \equiv $al \leftarrow (al) \wedge \text{data8}$; update Flags; if w=0
 - and ax,data16 \equiv $ax \leftarrow (ax) \wedge \text{data16}$; update Flags; if w=1

0010010 w Data Low-byte Data High-byte
If w=1

Example 1: and ax,100 \equiv $ax \leftarrow (ax) \wedge 100$; update Flags;

Machine code: w Data Low Data High
00100101 01100100 00000000 \equiv 256400h

Example 2: and al,-1 \equiv $al \leftarrow (al) \wedge FFh$; update Flags;

Machine code: w Data Low
00100100 11111111 \equiv 24FFh

5

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 6

The 8086/88's Logic Instructions:

Or Instructions: OR

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Register/Memory with Register to Either**

Possible combinations:

- or reg1,reg2 \equiv $reg1 \leftarrow (reg1) \vee (reg2)$; update Flags;
- or reg,memory \equiv $reg \leftarrow (reg) \vee (EA)$; update Flags;
- or memory,reg \equiv $EA \leftarrow (EA) \vee (reg)$; update Flags;

000010 d w Md Reg R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

Example:

or dx,word ptr [bx + 5] \equiv $dx \leftarrow (dx) \vee (M_{(bx)+5})$; update Flags;

Machine code: dw Md Reg R/M Disp. Low
00001011 01 010 111 00000101 \equiv 0B5705h

6

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 7

The 8086/88's Logic Instructions:

Or Instructions: OR

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Immediate to Register/Memory**

1000000 w	Md	001 R/M	Disp. Low-byte	Disp. High-byte	Imm. Low-byte	Imm. High-byte
			for 16-bit displacement		If w=1	

Example 1:
 or dl,2 \equiv $dl \leftarrow (dl) \vee 02h$; update Flags;

Machine code:

w	Md	R/M	Data Low
10000000	11	001 010	00000010

 \equiv 80CA02h

Example 2:
 or word ptr [bx+1][si+1],8000h \equiv $M_{(bx)+(si)+2} \leftarrow (M_{(bx)+(si)+2}) \vee 8000h$; update Flags;

Machine code:

w	Md	R/M	Disp. Low	Data Low	Data High
10000001	01	001 000	00000010	00000000	10000000

 \equiv 8148020080h

7

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 8

The 8086/88's Logic Instructions:

Or Instructions: OR

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Immediate to Accumulator**

or al,data8 \equiv $al \leftarrow (al) \vee \text{data8}$; update Flags; if w=0
 or ax,data16 \equiv $ax \leftarrow (ax) \vee \text{data16}$; update Flags; if w=1

0000110 w	Data Low-byte	Data High-byte
	If w=1	

Example 1: or ax,1000h \equiv $ax \leftarrow (ax) \vee 1000$; update Flags;

Machine code:

w	Data Low	Data High
00001101	00000000	00010000

 \equiv 0D0010h

Example 2: or al,-128 \equiv $al \leftarrow (al) \vee 80h$; update Flags;

Machine code:

w	Data Low
00001100	10000000

 \equiv 0C80h

8

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 9

The 8086/88's Logic Instructions:

Exclusive-Or Instructions: XOR

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Register/Memory with Register to Either

Possible combinations:

```

xor    reg1,reg2    ≡  reg1 ← (reg1) ⊕ (reg2); update Flags;
xor    reg,memory   ≡  reg ← (reg) ⊕ (EA); update Flags;
xor    memory,reg   ≡  EA ← (EA) ⊕ (reg); update Flags;
  
```

001100 d w Md Reg R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

Example:

```

xor    bp,word ptr [bx]  ≡  bp ← (bp) ⊕ (M(bx)); update Flags;
  
```

Machine code: dw Md Reg R/M ≡ 332Fh
 00110011 00 101 111

9

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 10

The 8086/88's Logic Instructions:

Exclusive-Or Instructions: XOR

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Immediate to Register/Memory

1000000 w Md 110 R/M Disp. Low-byte Disp. High-byte Imm. Low-byte Imm. High-byte
for 16-bit displacement if w=1

Example 1:

```

xor    cl,60h    ≡  cl ← (cl) ⊕ 60h; update Flags;
  
```

Machine code:

```

10000000w   11   110   001   01100000Data Low      ≡   80F160h
  
```

Example 2:

```

xor    word ptr [bx+32],4000h  ≡  M(bx)+32 ← (M(bx)+32) ⊕ 4000h;
                                update Flags;
  
```

Machine code:

```

10000001w   01   110   111   00100000Disp. Low   00000000Data Low   01000000Data High      ≡   8177200040h
  
```

10

The 8086/88's Logic Instructions:

Exclusive-Or Instructions: XOR

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Immediate to Accumulator**

xor al,data8 \equiv $al \leftarrow (al) \oplus \text{data8}$; update Flags; if w=0

xor ax,data16 \equiv $ax \leftarrow (ax) \oplus \text{data16}$; update Flags; if w=1

0011010 w Data Low-byte Data High-byte
If w=1

Example 1: xor ax,7432h \equiv $ax \leftarrow (ax) \oplus 7432$; update Flags;

Machine code: ^w 00110101 ^{Data Low} 00110010 ^{Data High} 01110100 \equiv 353274h

Example 2: xor al,127 \equiv $al \leftarrow (al) \oplus 7Fh$; update Flags;

Machine code: ^w 00110100 ^{Data Low} 01111111 \equiv 347Fh

11

The 8086/88's Logic Instructions:

Test Instructions: TEST

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Test Register/Memory and Register**

Possible combinations:

test reg1,reg2 \equiv Realize $(reg1) \wedge (reg2)$ and update Flags;

test memory,reg \equiv Realize $(EA) \wedge (reg)$ and update Flags;

test reg,memory \equiv Realize $(Reg) \wedge (EA)$ and update Flags;

1000010 w Md Reg R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

Example:

test cx,word ptr [si-5] \equiv Realize $(cx) \wedge (M_{(si)-5})$ and update Flags;

Machine code: ^w 10000101 ^{Md} 01 ^{Reg} 001 ^{R/M} 100 ^{Disp. Low} 11111011 \equiv 854CFBh

12

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 13

The 8086/88's Logic Instructions:

Test Instructions: TEST

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Test Immediate and Register/Memory**

1111011 w	Md	000 R/M	Disp. Low-byte	Disp. High-byte	Imm. Low-byte	Imm. High-byte
			for 16-bit displacement		If w=1	

Example 1:

test cx,256h \equiv Realize (cx) \wedge 256h and update Flags;

Machine code:

w	Md	R/M	Data Low	Data High
11110111	11	000	001	01010110 00000010

\equiv F7C15602h

Example 2:

test word ptr [bx+21][si],1004h \equiv Realize ($M_{(bx)+(si)+21}$) \wedge 1004h
and update Flags;

Machine code:

w	Md	R/M	Disp. Low	Data Low	Data High
11110111	01	000	000	00010101 00000100 00010000	

\equiv F740150410h

13

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 14

The 8086/88's Logic Instructions:

Test Instructions: TEST

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- Test Immediate and Accumulator**

1010100 w	Data Low-byte	Data High-byte
	If w=1	

Example 1: test ax,-1 \equiv Realize (ax) \wedge FFFFh and update Flags;

Machine code:

w	Data Low	Data High
10101001	11111111	11111111

\equiv A9FFFFh

Example 2: test al,10101010B \equiv Realize (al) \wedge AAh and update Flags;

Machine code:

w	Data Low
10101000	10101010

\equiv A8AAh

14

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 15

The 8086/88's Logic Instructions:

Bit-wise Complement: NOT

OF	DF	IF	TF	SF	ZF	AF	PF	CF
0	-	-	-	X	X	U	X	0

- NOT (1's complement) Register/Memory**

1111011 w Md 010 R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

Example 1:

not bx \equiv $bx \leftarrow \overline{(bx)}$; update Flags;

Machine code: 11110111 11 010 011 \equiv F7D3h

Example 2:

not byte ptr array+30[si] \equiv $M_{array+(si)+30} \leftarrow \overline{(M_{array+(si)+30})}$; update Flags;
@array = 300h

Machine code:

11110110 10 010 100 00011110 00000011 \equiv F6941E03h

15

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 16

The 8086/88's Logic Instructions:

Shift Instructions:

OF	DF	IF	TF	SF	ZF	AF	PF	CF
X	-	-	-	X	X	U	X	X

- Shift Logical/Arithmetic Left: SHL/SAL**

110100 v w Md 100 R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

CF ← Operand ← 0

shl/sal operand,1 \equiv operand \leftarrow (operand) \ll 1; update Flags; if v=0
shl/sal operand,cl \equiv operand \leftarrow (operand) \ll (cl); update Flags; if v=1

Example 1:

shl bx,1 \equiv $bx \leftarrow (bx) \ll 1$; update Flags;

Machine code: 11010001 11 100 011 \equiv D1E3h

Example 2:

sal byte ptr [si+2],cl \equiv $M_{(si)+2} \leftarrow (M_{(si)+2}) \ll (cl)$; update Flags;

Machine code:

11010010 01 100 100 00000010 \equiv D26402h

16

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 17

The 8086/88's Logic Instructions:

Shift Instructions:

OF	DF	IF	TF	SF	ZF	AF	PF	CF
X	-	-	-	X	X	U	X	X

- Shift Logical Right: SHR**

110100 v w Md 101 R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

0 → Operand → CF

shr operand,1 \equiv operand \leftarrow (operand)>>1; update Flags; if v=0
shr operand,cl \equiv operand \leftarrow (operand)>>(cl); update Flags; if v=1

Example 1: shr bl,1 \equiv bl \leftarrow (bl)>>1; update Flags;

Machine code: 11010000 11 101 011 \equiv D0EBh

Example 2: shr word ptr [bx],cl \equiv M_(bx) \leftarrow (M_(bx))>>(cl); update Flags;

Machine code: 11010011 00 101 111 \equiv D32Fh

17

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 18

The 8086/88's Logic Instructions:

Shift Instructions:

OF	DF	IF	TF	SF	ZF	AF	PF	CF
X	-	-	-	X	X	U	X	X

- Shift Arithmetic Right: SAR**

110100 v w Md 111 R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

Operand → CF

sar operand,1 \equiv operand \leftarrow (operand)>>1; update Flags; if v=0
sar operand,cl \equiv operand \leftarrow (operand)>>(cl); update Flags; if v=1

Example 1: sar cx,1 \equiv cx \leftarrow (cx)>>1; update Flags;

Machine code: 11010001 11 111 001 \equiv D1F9h

Example 2: sar byte ptr [si+20],cl \equiv M_{(si)+20} \leftarrow (M_{(si)+20})>>(cl); update Flags;

Machine code: 11010010 01 111 100 00010100 \equiv D27C14h

18

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 19

The 8086/88's Logic Instructions:

Shift Instructions:

OF	DF	IF	TF	SF	ZF	AF	PF	CF
X	-	-	-	-	-	-	-	X

- Rotate Left: ROL**

rol operand,1 \equiv rotate operand left one bit; update Flags; if v=0
 rol operand,cl \equiv rotate operand left (cl) bits; update Flags; if v=1

Example 1: rol bx,1 \equiv rotate (bx) left one bit; update Flags;

Machine code: 11010001 ^{vw} 11 000 ^{Md} 011 ^{R/M} \equiv D1C3h

Example 2:

rol byte ptr [di-1],cl \equiv rotate ($M_{(di)-1}$) left (cl) bits; update Flags;

Machine code:

11010010 ^{vw} 01 000 ^{Md} 101 ^{R/M} 11111111 ^{Disp. Low} \equiv D245FFh

19

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 20

The 8086/88's Logic Instructions:

Shift Instructions:

OF	DF	IF	TF	SF	ZF	AF	PF	CF
X	-	-	-	-	-	-	-	X

- Rotate Right: ROR**

ror operand,1 \equiv rotate operand right one bit; update Flags; if v=0
 ror operand,cl \equiv rotate operand right (cl) bits; update Flags; if v=1

Example 1: ror dl,1 \equiv rotate (dl) right one bit; update Flags;

Machine code: 11010000 ^{vw} 11 001 ^{Md} 010 ^{R/M} \equiv D0CAh

Example 2:

ror byte ptr [bx+21],cl \equiv rotate ($M_{(bx)+21}$) right (cl) bits; update Flags;

Machine code:

11010010 ^{vw} 01 001 ^{Md} 111 ^{R/M} 00010101 ^{Disp. Low} \equiv D24F15h

20

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 21

The 8086/88's Logic Instructions:

Shift Instructions:

OF	DF	IF	TF	SF	ZF	AF	PF	CF
X	-	-	-	-	-	-	-	X

- Rotate Through Carry Left: RCL**

110100 v w Md 010 R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

`rcl operand,1` \equiv rotate CF:operand left one bit; update Flags; if v=0
`rcl operand,cl` \equiv rotate CF:operand left (cl) bits; update Flags; if v=1

Example 1: `rcl si,1` \equiv rotate CF:(si) left one bit; update Flags;

Machine code: 11010001 ^{vw} 11 ^{Md} 010 ^{R/M} 110 \equiv D1D6h

Example 2: `rcl byte ptr [si+2],cl` \equiv rotate CF:(M_{(si)+2}) left (cl) bits; update Flags;

Machine code: 11010010 ^{vw} 01 ^{Md} 010 ^{R/M} 100 ^{Disp. Low} 00000010 \equiv D25402h

21

(c) Hamid Sarbazi-Azad Computer Structure & Language, Lecture#4: Bit manipulation instructions 22

The 8086/88's Logic Instructions:

Shift Instructions:

OF	DF	IF	TF	SF	ZF	AF	PF	CF
X	-	-	-	-	-	-	-	X

- Rotate Through Carry Right: RCR**

110100 v w Md 011 R/M Disp. Low-byte Disp. High-byte
for 16-bit displacement

`rcr operand,1` \equiv rotate CF:operand right one bit; update Flags; if v=0
`rcr operand,cl` \equiv rotate CF:operand right (cl) bits; update Flags; if v=1

Example 1: `rcr ax,1` \equiv rotate CF:(ax) right one bit; update Flags;

Machine code: 11010001 ^{vw} 11 ^{Md} 011 ^{R/M} 000 \equiv D1D8h

Example 2: `rcr byte ptr [di],cl` \equiv rotate CF:(M_(di)) right (cl) bits; update Flags;

Machine code: 11010010 ^{vw} 00 ^{Md} 011 ^{R/M} 101 \equiv D21Dh

22

(c) Hamid Sarbazi-Azad	Computer Structure & Language, Lecture#4: Bit manipulation instructions	23
<p data-bbox="662 594 959 653">End of Slides</p>		