# Computer Structure and Language

#### Hamid Sarbazi-Azad

Department of Computer Engineering Sharif University of Technology (SUT) Tehran, Iran



1


c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

ı

#### **RISC-V Base & Extensions**

- To support a wide range of scientific and industrial use cases, RISC-V ISA is divided into Bases & standard Extensions
- Each processor has exactly one base and an arbitrary number of extensions
- There are also privileged instructions; these instructions are necessary for an operating system
- ISA could be extended beyond the standard as well, if a designer or vendor finds it necessary
- Currently there are 2 ratified bases and 8 ratified extensions (4 bases and 16 extensions in total; including frozen and draft)



**RISC-V Standard Extensions** 

- There are 8 ratified standard extensions (as of Dec. 2023)
- Each extension provides a specific functionality that is missing from base and other extensions
- Not all extensions are as useful as others
- Most useful extensions are grouped into "G" or "GC" subset
  - "M" for integer multiplication and division
  - "F" & "D" for single and double precision floating point operations
  - "A" for atomic operations
  - "C" for compressed instructions

Л

c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

5

#### **RISC-V Standard Extensions**

- Extensions are somewhat related to the base
- Some instructions are only available in larger extensions
- Generally they depend on the size of base registers (XLEN)
- For example:
  - In RV32I "mul" instruction from "M" extension multiplies two 32 bit numbers and stores lower 32 bits of result
  - In RV64I same instruction multiplies two 64 bit numbers and stores lower 64 bits of result
  - To get same functionality in RV64I "mulw" should be used (which does not exist with RV32I base)
- In rest of class extensions are explained in the context of RV32I base

5



(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

7

#### **C** Extension

- Most RISC ISAs have fixed length instructions
- One drawback of this approach is increased size of code section (both in memory and storage)
- Increased length of program (instructions) could also lead to performance degradation due to increased memory and cache footprint
- In RISC-V a collection of most commonly used instructions where given 2 bytes machine codes in addition to their original 4 bytes code. These 2 byte instructions make the C extension
- The C extension allows 16-bit instructions to be freely intermixed with 32-bit instructions.
- With addition of C extension, instructions alignment becomes 16 bits (instead of original 32 bits) and branches can happen to 16 byte aligned addresses.

7

c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

8

#### C Extension - Conditions

RVC offers shorter 16-bit versions of common 32-bit RISC-V instructions when one of the following holds:

- · the immediate or address offset is small
- one of the registers is the zero register (x0), the ABI link register (x1), or the ABI stack pointer (x2)
- · the destination register and the first source register are identical
- · the registers used are the 8 most popular ones

(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

9

#### **C** Extension

- Typically, 50%–60% of the RISC-V instructions in a program can be replaced with RVC instructions, resulting in a 25%–30% code-size reduction.
- RVC was designed under the constraint that each RVC instruction expands into a single 32-bit instruction in either the base ISA (RV32I/E, RV64I, or RV128I) or the F and D standard extensions where present.
  - · Potentially reduces hardware design complexity
  - Allows assembler and linker to perform compression in absence of compression aware compiler; however compression aware compiler can still offer better compression.

9

c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

10

#### C Extension – Instruction formats

· Instruction come in 9 formats

Format	Meaning
$^{\mathrm{CR}}$	Register
$_{ m CI}$	Immediate
CSS	Stack-relative Store
$_{ m CIW}$	Wide Immediate
$_{\mathrm{CL}}$	Load
$^{\mathrm{CS}}$	Store
CA	Arithmetic
$^{\mathrm{CB}}$	Branch
CJ	$_{ m Jump}$

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
func	rd/rs1				rs2				op				
funct3	imm	rd/rs1				imm				op			
funct3	imm					rs2				op			
funct3		$_{ m imm}$					rd'			О	р		
funct3	im		rs1'			im	ım	rd'		О	р		
funct3	imm				rs1'		im	ım	rs2′		0	р	
funct6					rd'/rs1'			ct2	2 rs2'			0	р
funct3	off		rs1'			offset				О	р		
funct3	jump target								0	р			

c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

11

### C Extension - Registers

- · Register length is reduced to 3 (in machine code)
- · Can only support 8 registers

RVC Register Number Integer Register Number Integer Register ABI Name Floating-Point Register Number Floating-Point Register ABI Name

000	001	010	011	100	101	110	111
x8	х9	x10	x11	x12	x13	x14	x15
s0	s1	a0	a1	a2	a3	a4	a5
f8	f9	f10	f11	f12	f13	f14	f15
fs0	fs1	fa0	fa1	fa2	fa3	fa4	fa5

11


(c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #28: RISC-V "C" Extension

12

## Load - CI Format

- · C.LWSP loads a 32-bit value from memory into register rd.
- It computes an effective address by adding the zero-extended offset, scaled by 4, to the stack pointer, x2. It expands to lw rd, offset[7:2](x2).
- C.LWSP is only valid when rd=x0; the code points with rd=x0 are reserved.
- C.FLWSP is similar to C.LWSP but loads into floating point registers.
- · C.FLDSP is same except
  - It loads double-precision floating-point value from memory (64-bits).
  - It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, x2.
  - It expands to fld rd, offset[8:3](x2).
- · rd can be any of the 32 registers




(c) Hamid Sarbazi-Azad Computer Structure and Language - Lecture #28: RISC-V "C" Extension 14

Load - CL Format

• Calculates Effective address same as CI format except rs1' is the base register


• rs1' and rd' must be one of the 8 registers with compressed form





(c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #28: RISC-V \*C\* Extension 16


Store


• Same rules as loads in regard to immediate and addressing


















































# **END OF SLIDES**