Computer Structure and Language

Hamid Sarbazi-Azad

Department of Computer Engineering Sharif University of Technology (SUT) Tehran, Iran



1

c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #30: PTX

ı

GPU & CUDA

- GPU
 - Specialized hardware with special features
 - Designed for massively parallel operations
 - Ideal for many scientific applications in addition to graphics
- CUDA
 - A parallel computing platform and programming model
 - Developed by NVIDIA

SASS

Computer Structure and Language -- Lecture #30: P1

3

- Short for Streaming ASSembler
- Was used to name assembly language by mistake in early days
- Still being used as the name of the name of CUDA assembly language
- Instructions are directly converted to machine code that GPU can execute

3

Computer Structure and Language -- Lecture #30: PTX

4

PTX

- A low-level parallel thread execution virtual machine and instruction set architecture (ISA).
- PTX does not (and can not) run on GPUs
- Yet all programs are compiled to PTX first. Why?

(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #30: PTX

5

Intermediatory Representation

- Intermediatory Representation is as compiler design tactic
- High level language code is compiled to an Intermediatory Representation using compiler front-ends
- Intermediatory Representation is then optimized & compiled to target assembly using compiler back-ends
- Only one front-end is required per language
- Only one back-end is required per architecture
- Reduces compiler design complexity
- LLVM uses this approach

5

(c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #30: PTX

6

PTX

- Is PTX an Intermediatory Representation?
- Why do we need an IR when we only have one architecture?
- Why do we need an IR when we only have very few programming languages?
- Is the added complexity worth the benefits?
- What is the main objective of PTX?

(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #30: PTX

7

PTX

- PTX programs are translated at install time to the target hardware instruction set.
 - Consider install time, loading programs to GPU.
- The PTX-to-GPU translator and driver enable NVIDIA GPUs to be used as programmable parallel computers.

7

c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #30: PTX

8

PTX - Goals

- Provide a stable ISA that spans multiple GPU generations.
- Achieve performance in compiled applications comparable to native GPU performance.
- Provide a machine-independent ISA for C/C++ and other compilers to target.
- Provide a code distribution ISA for application and middleware developers.
- Provide a common source-level ISA for optimizing code generators and translators, which map PTX to specific target machines.
- Facilitate hand-coding of libraries, performance kernels, and architecture tests.
- Provide a scalable programming model that spans GPU sizes from a single unit to many parallel units.

Q

PTX — Why?

Why do we need a virtual machine?

Why do we need a stable ISA?

Can't we just use SASS?

9

Backward Compatibility

- Processors need to maintain backward compatibility.
- Backward compatibility means processors must be able to execute machine codes of earlier generations when a new generations comes along.
- This allows the programs keep running and functioning when using a later generation. (Without the need for recompilation)
- Maintaining backward compatibility is complex, not all processors can manage this.
- Maintaining backward compatibility adds to design complexity and cost.

(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #30: PT>

11

PTX – Backward Compatibility

- SASS does not provide a stable ISA.
 - SASS is defined per architecture generation.
 - Might break backward compatibility.
 - This reduces design complexity and cost.
 - How programs compiled for older architectures can keep running?
- PTX is backward compatible and can be translated into later SASS ISA.

11

(c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #30: PTX

12

PTX – Constant optimization


- SASS is constantly evolving and new instructions are added to the ISA.
- Not all PTX instructions are directly translated to a single SASS instruction. (e.g. floating point division)
- Support for an operation (or at least a better way of executing it) might be added in a later generation.
- Compiling to PTX allows older programs to benefit from later architectures without recompilation.

CUDA Compilation & Execution

- When Compiling a CUDA program.
 - CPU code is compiled to a binary as usual (with special functions for interacting with GPU)
 - GPU code is compiled to PTX
 - PTX can optionally be compiled to one or more SASS codes (for one or more architectures)
 - All of the above are packaged together (possibly in a single binary)
- During runtime, driver evaluates the binary
 - If the binary contains SASS code for the target GPU, runs that SASS code on the GPU
 - Else, driver Just In Time Compiles the PTX code to SASS code for target GPU.
 - JIT-Compiler might not be as efficient as the main compiler when converting PTX to SASS


13







Directives · All directive begin with dots Above Below table shows all directives (in PTX 8.3) Directives are used for a variety of operations .explicitcluster .maxnreg .section .address_size .alias .shared .extern .maxntid .align .file $.\mathtt{minnctapersm}$.sreg $. b {\it ranchtargets}$.func .noreturn .target .global .callprototype .param .tex .calltargets .loc .pragma .version .visible .common .local .reg .const .maxclusterrank .reqnctapercluster.weak .entry .maxnctapersm .reqntid

17





Identifiers WARP_SZ is a constant (warp size) Other identifiers are special registers (like tid for thread id) and start with %lanemask_gt %clock %laneid %pm0, ..., %pm7 %clock64 %lanemask_eq %nctaid %smid %ctaid %lanemask_le %ntid %tid %lanemask_lt %nsmid %envreg<32> %warpid %gridid %lanemask_ge %nwarpid WARP_SZ



		1		
Name	Addressable	Initializable	Access	Sharing
.reg	No	No	R/W	per-thread
.sreg	No	No	RO	per-CTA
.const	Yes	Yes ¹	RO	per-grid
.global	Yes	Yes ¹	R/W	Context
.local	Yes	No	R/W	per-thread
.param (as input to kernel)	Yes ²	No	RO	per-grid
.param (used in functions)	Restricted ³	No	R/W	per-thread
.shared	Yes	No	R/W	per-cluster ⁵
.tex	No ⁴	Yes, via driver	RO	Context
² Accessible only vi tion. ³ Accessible via 1d and return paramet stack frame and its ⁴ Accessible only vi	a the ld.param{ .param{::func} ters may have thei address is in the a the tex instruct	and st.param{::f raddress taken via m .local state space.	n. Address may b unc} instructions nov; the paramete	efault. e taken via mov instruc- s. Device function input er is then located on the

Types

Computer Structure and Language -- Lecture #30: PT

23

- Types are specified with state space identifier to define variables, registers, etc.
- Types are used with instructions to fully specify instruction behavior

Basic Type	Fundamental Type Specifiers		
Signed integer	.s8, .s16, .s32, .s64		
Unsigned integer	.u8, .u16, .u32, .u64		
Floating-point	.f16, .f16x2, .f32, .f64		
Bits (untyped)	.b8, .b16, .b32, .b64, .b128		
Predicate	.pred		

23

(c) Hamid Sarbazi-Azad

Computer Structure and Language -- Lecture #30: PTX

24

Addressing Memory

All the memory instructions take an address operand that specifies the memory location being accessed. This addressable operand is one of:

- [var] the name of an addressable variable var.
- [reg] an integer or bit-size type register reg containing a byte address.
- [reg+immOff] a sum of register reg containing a byte address plus a constant integer byte offset (signed, 32-bit).
- [var+immOff] a sum of address of addressable variable var containing a byte address plus a constant integer byte offset (signed, 32-bit).
- [immAddr] an immediate absolute byte address (unsigned, 32-bit).
- var[immOff] (array addressing, described in PTX documentation).


State Space must be specified as well!

```
(c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #30: PTX 25

Example


.shared .u16 x;
.reg .u16 r0;
.global .v4 .f32 y;
.reg .v4 .f32 w;
.const .s32 tb1[256];
.reg .b32 p;
.reg .s32 q;

ld.shared.u16 r0, [x];
ld.global.v4.f32 w, [v];
ld.const.s32 q, [tb1+12];
mov.u32 p, tb1;
```









```
| Computer Structure and Language -- Lecture #30: PTX | Decide the state of the sta
```

```
st. Store data to an addressable state space variable.
st.async: same as st but is asynchronous (only available in sm_90 or higher (like rtx40))

st.state_space.type [d], s

st.global.f32 [a],b;
st.local.b32 [q+4],a;
st.global.v4.v32 [p],0;
st.local.b32 [q+8],a; // negative offset
st.local.s32 [180],r7; // immediate address

cvt.f16.f32 %r,%r; // %r is 32-bit register
st.b16 [fs],%r; // store lower
```

c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #30: PT>

33

cvt - notes

Integer rounding is required for float-to-integer conversions, and for samesize float-to-float conversions where the value is rounded to an integer. Integer rounding is illegal in all other instances.

Integer rounding modifiers:

- .rni round to nearest integer, choosing even integer if source is equidistant between two integers
- · .rzi round to nearest integer in the direction of zero
- · .rmi round to nearest integer in direction of negative infinity
- .rpi round to nearest integer in direction of positive infinity

Saturation modifier:

- .sat For integer destination types, .sat limits the result to MININT..MAXINT
 for the size of the operation. Note that saturation applies to both signed
 and unsigned integer types.
- .sat modifier is illegal in cases where saturation is not possible based on the source and destination types.

33

(c) Hamid Sarbazi-Aza

Computer Structure and Language -- Lecture #30: PTX

34

cvt - notes (cont.)

Floating-point rounding is required for float-to-float conversions that result in loss of precision, and for integer-to-float conversions. Floating-point rounding is illegal in all other instances.

Floating-point rounding modifiers:

- · .rn mantissa LSB rounds to nearest even
- .rna mantissa LSB rounds to nearest, ties away from zero
- · .rz mantissa LSB rounds towards zero
- .rm mantissa LSB rounds towards negative infinity
- · .rp mantissa LSB rounds towards positive infinity

Saturation modifier:

 .sat For floating-point destination types, .sat limits the result to the range [0.0, 1.0]. NaN results are flushed to positive zero. Applies to .f16, .f32, and .f64 types.



```
(c) Hamid Sarbazi-Azad Computer Structure and Language — Lecture #30: PTX

mul

d = a * b

The default value of rounding modifier is .rn.

mul.mode.type d, a, b;
.mode = { .hi, .lo, .wide };
.type = { .u16, .u32, .u64, ..s16, .s32, .s64 };

mul{.rnd}{.ftz}{.sat}.f32 d, a, b;
mul{.rnd}.f64 d, a, b;
.rnd = { .rn, .rz, .rm, .rp };

mul.ftz.f32 circumf, radius, pi // a single-precision multiply
mul.wide.s16 fa, fxs, fys; // 16*16 bits yields 32 bits
mul.lo.s16 fa, fxs, fys; // 16*16 bits, save only the low 16 bits
mul.wide.s32 z, x, y; // 32*32 bits, creates 64 bit result
```

```
(c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #30: PTX

mad & fma

t = a * b; d = t + c

The default value of rounding modifier is .rn.
.hi and .lo only change t, not rest of operation

mad.mode.type d, a, b, c;
mad.hi.sat.s32 d, a, b, c;
.mode = { .hi, .lo, .wide };
.type = { .u16, .u32, .u64, .s16, .s32, .s64 };

fma.rnd{.ftz}{.sat}.f32 d, a, b, c;
.rnd = { .rn, .rz, .rm, .rp };

mad{.ftz}{.sat}.f32 d, a, b, c; // .target sm_1x
mad{.ftz}{.sat}.f32 d, a, b, c; // .target sm_20
mad.rnd.f64 d, a, b, c; // .target sm_13 and higher
.rnd = { .rn, .rz, .rm, .rp };
```

```
(c) Hamid Sarbazi-Azad Computer Structure and Language — Lecture #30: PTX

mad & fma (cont.)

t = a * b; d = t + c

The default value of rounding modifier is .rn.
.hi and .lo only change t, not rest of operation

mad.lo.s32 r,p,q,r;

fma.rn.ftz.f32 w,x,y,z;
ep fma.rn.f64 d,a,b,c;

ep mad.f32 d,a,b,c;
```

```
div

d = a / b

The default value of rounding modifier is .rn.

div.type d, a, b;

.type = { .u16, .u32, .u64, .s16, .s32, .s64 };

div.approx{.ftz}.f32 d, a, b; // fast, approximate divide div.full{.ftz}.f32 d, a, b; // full-range approximate divide div.rnd{.ftz}.f32 d, a, b; // IEEE 754 compliant rounding div.rnd.f64 d, a, b; // IEEE 754 compliant rounding

.rnd = { .rn, .rz, .rm, .rp };

div.approx.ftz.f32 diam,circum,3.14159; div.full.ftz,f32 x, y, z; div.rn.f64 xd, yd, zd;

div.s32 b,n,i;
```

```
(c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #30: PTX 42

rem.

d = a % b

rem.type d, a, b;
.type = { .u16, .u32, .u64, .s16, .s32, .s64 };

rem.s32 x,x,8; // x = x*8;
```

```
(c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #30: PTX

abs & neg

d = |a|

abs.type d, a;
.type = { .s16, .s32, .s64 };


abs{.ftz}.f32 d, a;
abs.f64 d, a;


d = -a


neg.type d, a;
.type = { .s16, .s32, .s64 };


neg{.ftz}.f32 d, a;
neg.f64 d, a;
```











```
Call

Function Call

// direct call to named function, func is a symbol call{.uni} (ret-param), func, (param-list); call{.uni} func, (param-list); call{.uni} func;


// indirect call via pointer, with full list of call targets call{.uni} fptr, (param-list), flist; call{.uni} fptr, (param-list), flist; call{.uni} fptr, fproto; call{.uni} fptr, fproto; call{.uni} fptr, fproto; call{.uni} fptr, (param-list), fproto; call{.uni} fptr, (param-list), fproto; call{.uni} fptr, (param-list), fproto; call{.uni} fptr, fproto;
```


```
Call (examples)

Function Call


// examples of direct call call init; // call function 'init' call init; // call function 'g' with parameter 'a' @p call (d), h, (a, b); // return value into register d


// call-via-pointer using jump table func (.reg .u32 rv) foo (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) foo (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 a) .reg .u32 b) ... func (.reg .u32 a) .reg .u32 b) ... func (.reg .u32 rv) bar (.reg .u32 a, .reg .u32 b) ... func (.reg .u32 a) .reg .u32 b) ... func
```

















```
(c) Hamid Sarbazi-Azad Computer Structure and Language -- Lecture #30: PTX

Selp

d = (c) ? a : b;

selp.type d, a, b, c;
.type = { .b16, .b32, .b64, .u16, .u32, .u64, .s16, .s32, .s64, .f32, .f64 };

selp.s32 r0,r,g,p;
eq selp.f32 f0,t,x,xp;
```



END OF SLIDES