

Computer Structure and Language

Hamid Sarbazi-Azad

Department of Computer Engineering
Sharif University of Technology (SUT)
Tehran, Iran



(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#5: Relative/Segment/Page addressing modes 2

Addressing modes (cont.)

1. **Direct**
2. **Indirect**
3. **Immediate**
4. **Indexed**
5. **Implied/Inherent**

6. **Relative:** The address is calculated by adding the address displacement in the IF and content of PC (program counter). This is because most branches target a location near the branch itself. So, instead of having the full target address in IF, the displacement is kept which is shorter in bits.

Example: `jcxz loop_addr` ; in 8086/88 processor

If the (cx)=0 then the PC is added with an 8-bit number in the IF.

Note: Here, the 8-bit displacement for `loop_addr` label is generated by the assembler using the target address of branch and current location address.

Example Machine 7:


In a one-address machine, we have:

- Main memory size: 2^{32} addressable units (each 8 bits)
- Word size: 32 bits, unaligned, big endian,
- Addressing modes: Memory Direct and Indirect, Immediate, **Relative**
- 2s-complement representation
- Two instruction formats as shown below:

Format I



Format II



Example Machine 7:

Instructions include:

	Opcode	Mnemonic	Operation
	00000000	load addr	$ACC \leftarrow (M_{addr});$
	00000001	load (addr)	$ACC \leftarrow (M_{(M_{addr})});$
	00000010	store addr	$M_{addr1} \leftarrow (ACC);$
	00000011	store (addr)	$M_{(M_{addr})} \leftarrow (ACC);$
	00000100	add addr	$ACC \leftarrow (ACC) + (M_{addr});$
	00000101	sub addr	$ACC \leftarrow (ACC) - (M_{addr});$
	00000110	addi data	$ACC \leftarrow (ACC) + data;$
	00000111	subi data	$ACC \leftarrow (ACC) - data;$
	00001000	jmp addr	$PC \leftarrow addr;$
	10000000	jnz addr	if $(ACC) \neq 0$ then $PC \leftarrow (PC) + displ.;$
	10000001	jz addr	if $(ACC) = 0$ then $PC \leftarrow (PC) + displ.;$
	10000010	jneg addr	if $(ACC) < 0$ then $PC \leftarrow (PC) + displ.;$
	10000011	jpos addr	if $(ACC) \geq 0$ then $PC \leftarrow (PC) + displ.;$
	10000100	jmp addr	$PC \leftarrow (PC) + displ.;$

Example Machine 7:

- What is the size of machine registers?
 $L_{MAR} = 32 \text{ bits};$
 $L_{MBR} = 32 \text{ bits};$
 $L_{ACC} = 32 \text{ bits};$
 $L_{IR} = 40 \text{ bits};$
 $L_{PC} = 32 \text{ bits};$
- Write an assembly program to sort a 100-element array.
Translate the assembly code into machine code.
- Write a program to summate the first 100 prime numbers.
Translate your assembly code into machine code.

Example Machine 7:

Write an assembly program to sort a 100-element array and translate it to machine code.

We use Gnome sort (originally named Stupid sort) as it requires less efforts for coding. It is the only non-recursive sort algorithm that has only one loop!

In Pascal language notation:

```
program my_sort;
var  i: integer; A: Array [1..100] of integer,
i:=1;
while i<n do
    if A[i]>A[i+1] then
        begin swap (A[i], A[i+1]);
              if i>1 then i:=i-1;
        end
    else i:=i+1;
end.
```

(c) Hamid Sarbazi-AzadComputer Structure & Language -- Lecture#5: Relative/Segment/Page addressing modes7

Example Machine 7:

Write an assembly program to sort (ascending order) a 100-element array and translate it to machine code.

```
org 100h
loop: load (p)
      store temp1
      load p
      addi 4
      store p
      load (p)
      store temp2
      sub temp1
      jpos continue

; swapping elements
      load temp1
      store (p)
      load p
      subi 4
      store p
      load temp2
      store (p)
```

```
load p
subi 4
store p
jmp loop

continue:
      load p
      subi array+396
      jnz loop
      jmp OS_return_point

p: dw array
temp1: dw ?
temp2: dw ?
      dw 80000000h
array: dw 100 dup(?)
end
```

(c) Hamid Sarbazi-AzadComputer Structure & Language -- Lecture#5: Relative/Segment/Page a

Example Machine 7:

Write an assembly program to sort (ascending 100-element array and translate it to machine

Address	Machine Code	Assembly Instruction	Address	
00000100	010000016F	org 100h	0000014D	load p
00000105	0200000173	loop: load (p)	00000152	subi 4
0000010A	000000016F	store temp1	00000157	store p
0000010F	0600000004	load p	0000015C	jmp loop
00000114	020000016F	addi 4		continue:
00000119	010000016F	store p	0000015E	load p
0000011E	0200000177	load (p)	00000163	subi array+
00000123	0500000173	store temp2	00000168	jnz loop
00000128	8334	sub temp1	0000016A	jmp OS_re
		jpos continue	0000016F	p: dw array
		; swapping elements	00000173	temp1: dw ?
0000012A	0100000173	load temp1	00000177	temp2: dw ?
0000012F	030000016F	store (p)	0000017B	dw 800000
00000134	000000016F	load p	0000017F	array: dw 100 dup
00000139	0700000004	subi 4		end
0000013E	020000016F	store p		
00000143	0000000177	load temp2		
00000148	030000016F	store (p)		

Opcode Addr/Data
8 bits 32 bits

Opcode Displacement
8 bits 8 bits

Symbol	Address
loop	00000100h
continue	0000015Eh
p	0000016Fh
temp1	00000173h
temp2	00000177h
array	0000017Fh

4

(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#5: Relative/Segment/Page a

Example Machine 7:

Write an assembly program to sort (ascending order) a 100-element array and translate it to machine code.

Address	Machine Code	Assembly Instruction
0000014D	00000016F	load p
00000152	070000004	subi 4
00000157	020000016F	store p
0000015C	84A2	jmp loop
continue:		
0000015E		load p
00000163	070000030B	subi array+396
00000168	8096	jnz loop
0000016A	08????????	jmp OS_return_point
0000016F	0000017F	p: dw array
00000173	????????	temp1: dw ?
00000177	????????	temp2: dw ?
0000017B	80000000	dw 80000000h
0000017F	????????????array:	dw 100 dup(?)
		end

Homework: Write an assembly program to summate first 100 prime numbers and translate it to machine code.

Symbol Table

Symbol	Address
loop	00000100h
continue	0000015Eh
p	0000016Fh
temp1	00000173h
temp2	00000177h
array	0000017Fh

Opcode (8 bits) | Addr/Data (32 bits)

Opcode (8 bits) | Displacement (8 bits)

(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#5: Relative/Segment/Page addressing modes 10

Addressing modes (cont.)

1. **Direct**
2. **Indirect**
3. **Immediate**
4. **Indexed**
5. **Implied/Inherent**
6. **Relative**
7. **Segment:** Final address (sometimes called physical address) is calculated by **adding** the memory address calculated by the fields in IF (sometimes called logical address) and the content of **Segment Register**.

(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#5: Relative/Segment/Page addressing modes 11

Segment Addressing Mode

We have the following assembly program and want to run it.

```

loop:  org    100h
       load   (p)
       store  temp1
       load   p
       addi   4
       store  p
       load   (p)
       store  temp2
       sub    temp1
       jpos   continue
       load   temp1
       store  (p)
       load   p
       subi   4
       store  p
       load   temp2
       end

```

Assembly file (.asm)

Assembler + Linker

Binary file (.exe)

Loader

Main Memory

Address	Content
00000000	
00000001	
...	
000000FF	
00000100	0100000179
00000101	020000017D
	0000000179
	0600000004
	0200000179
	0100000179
	0200000181
	050000017D
	830000015E
	010000017D
	0300000179
	0000000179
	0700000004
	0200000179
	0000000181
	0300000179
FFFFFFF	

Assume that binary code can be loaded from address 00000100h and location 00000100h is free.

(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#5: Relative/Segment/Page addressing modes 12

Segment Addressing Mode

Now, assume that location 00000100h is already occupied and binary code can be loaded from address 00050100h.

Relocating loader: all addresses in the program are incremented by $50100h - 100h = 50000h$.

```

loop:  org    100h
       load   (p)
       store  temp1
       load   p
       addi   4
       store  p
       load   (p)
       store  temp2
       sub    temp1
       jpos   continue
       load   temp1
       store  (p)
       load   p
       subi   4
       store  p
       load   temp2
       end

```

Assembly file (.asm)

Assembler + Linker

Relocating Loader

Main Memory

Address	Content
00000000	
00000001	
...	
000500FF	
00050100	0100050179
00050101	020005017D
	0000050179
	0600000004
	0200050179
	0100050179
	0200050181
	050005017D
	830005015E
	010005017D
	0300050179
	0000050179
	0700000004
	0200050179
	0000050181
	0300050179
FFFFFFF	

Special cares for immediate addresses!

Q1. What about the addresses used as immediate data?!!

Q2. What about indirect addresses?!!

(c) Hamid Sarbazi-Azad Computer Structure & Language -- Lecture#5: Relative/Segment/Page addressing modes 13

Segment Addressing Mode

The diagram illustrates the Segment Addressing Mode. It shows an assembly file (.asm) on the left, a Segment Register in the center, and Main Memory on the right. The assembly code includes instructions like `org 100h`, `load (p)`, `store temp1`, `load p`, `addi 4`, `store p`, `load (p)`, `store temp2`, `sub temp1`, `jpos continue`, `load temp1`, `store (p)`, `load p`, `subi 4`, `store p`, `load temp2`, and `end`. The Segment Register is labeled `Segment Register 00050000`. A red arrow labeled `Assembler + Linker` points from the assembly code to the Segment Register. Another red arrow labeled `Relocating Loader` points from the Segment Register to Main Memory. Main Memory contains addresses from `00000000` to `00050001`, with a gap between `000500FF` and `00050100`. The memory contains the code from the assembly file, with the first instruction `org 100h` loaded at address `01000000`. A text box at the bottom states: "With Segmented addressing mode, the code is not changed and the relocating loader only loads the Segment Register inside the CU with proper value, that is 00050000h."

Assembly file (.asm)

```

loop:  org    100h
       load   (p)
       store  temp1
       load   p
       addi   4
       store  p
       load   (p)
       store  temp2
       sub    temp1
       jpos   continue
       load   temp1
       store  (p)
       load   p
       subi   4
       store  p
       load   temp2
       end
  
```

Segment Register: **00050000**

Assembler + Linker


Relocating Loader

Main Memory

Address	Content
00000000	
00000001	
...	
000500FF	
00050100	0100000179
00050101	020000017D
	0000000179
	0600000004
	0200000179
	0100000179
	0200000181
	050000017D
	830000015E
	010000017D
	0300000179
	0000000179
	0700000004
	830000015E
	010000017D
	0300000179
	0000000179
	0700000004
	0200000179
	0000000181
	0300000179
FFFFFFF	

With Segmented addressing mode, the code is not changed and the relocating loader only loads the Segment Register inside the CU with proper value, that is 00050000h.

Segment Addressing Mode



The diagram illustrates the Segment Addressing Mode. At the top left, a light green box labeled 'Segment Register' contains the text 'Segment Address'. A thick red arrow points from this box down to a light blue box labeled 'Adder'. To the right of the 'Adder' box, the text 'Address generated in CU (logical address)' is positioned above a thick blue arrow pointing down into the 'Adder' box. From the bottom of the 'Adder' box, a thick green arrow points down to the text 'Final address for memory (physical address)'.

Positive:
OS (including linker and loader) has less hassle to handle user programs.
Good for system programmers/operators. 😊


Negative:
For each generated memory address we need to do one addition operation!
This results in longer program execution time. 😞

Addressing modes (cont.)

1. **Direct**
2. **Indirect**
3. **Immediate**
4. **Indexed**
5. **Implied/Inherent**
6. **Relative**
7. **Segment**
8. **Page**: Final address (sometimes called physical address) is calculated by **concatenating** the address indicated in IF (sometimes called logical address) and the content of **Page Register**.

Page Addressing Mode

For a page size of 2^p words in a main memory of 2^m words.



No need for address addition.

So, we have all the advantages of Segment addressing without its bad point.

Segments start at addresses of 2^P and minimum segment length is 2^P words. 😞

What if we need more than 2^P words?

Multiple pages...


Not easy to handle... 😞

The diagram illustrates the Main Memory layout. It shows a vertical stack of memory pages. The address ranges are listed on the left, and the corresponding page numbers are listed on the right. The address ranges are: 0...00 0...00, 0...00 1...11, 0...01 0...00, 0...01 0...01, 0...01 1...11, 0...10 0...00, 0...10 0...01, 0...10 1...11, and 1...10 0...00. The page numbers are: Page 0, Page 1, Page 2, Page 2^{M-P-2}, and Page 2^{M-P-1}. The address ranges are grouped into three sets: the first three (0...00 0...00 to 0...01 0...01) are labeled 'M-P bits', the next three (0...01 1...11 to 0...10 0...01) are labeled 'P bits', and the last two (0...10 1...11 and 1...10 0...00) are labeled 'M-P bits'.

Multuser support of segment addressing

In a multiuser machine where users come and go anytime they want, OS has to create an environment that all users think they can easily work with computer and run their programs.

- Each user takes a portion of memory when login.
- The size of that portion depends on user's category/level.
- On logout that portion of memory is freed.
- Among active users, CPU is time multiplexed to execute their code by the OS.



Multuser support of segment addressing

- The OS keeps a table of active users' information.
- When a user is taking control of CPU, the vital data (registers' contents including segment or page register, PC, Status Register, ...), called **Context**, of the previous user is stored into the memory and the Context of the next user is loaded from memory.
This is called **Context Switching**.
- Context switching is time consuming
→ longer time slice can better utilize CPU.
- Some modern designs use large Register files to implement zero-latency context switching (GPUs are examples).

User ID	Segment Start Address	Segment End Address	Access Rights /Priorities	Pointer to User's Context	...
User #1	0107FD5D	01FFFFFF	Write/Read/Supervi	00010200	...
User #2	000F0000	001FFFFFF	Write/Read	00010300	...
...
User #N	F00FDDC0	FF000000	Write/Read/Supervi	00010900	...

END OF SLIDES