


J-K Latch


J = Jump \rightarrow set

K = Kill \rightarrow reset



$$E=0 \rightarrow S=R=0 \Rightarrow Q = Q^n$$

$E=1 \rightarrow$ J-K Latch



J	K	Q^n	Q^{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

} memory

} Kill (reset)

} Jump (set)

} complement, toggle

جدول مشخصه
Characteristic Table


Q	JK	00	01	11	10
0		0	0	1	1
1		1	0	0	1

$$Q^+ = Q(t+1) = J\bar{Q} + \bar{K}Q$$

J	K	Q^{n+1}
0	0	Q^n
0	1	0
1	0	1
1	1	Q^n

معادله

T Latch



$E = 1$


J	K	Q^+
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

JK Latch

T	Q^+
0	Q
1	\bar{Q}

T Latch


Toggle



$$Q^+ = \bar{T} \cdot Q + T \cdot \bar{Q} = T \oplus Q$$

Q/T	0	1
0	0	1
1	1	0

Flip-Flop



1 → 0 → 1 → 0 → ...


تغییر لحظه‌ای سیگنال کنترلی (CLK یا E) موجب تغییر

حالت عضو حافظه می‌شود. این تغییر لحظه‌ای = trigger


(ماشه)

(راه اندازی)


(حساس به سطح سیگنال کنترلی)



Latch response level sensitive







مدار آنگوی (غیر همگام) است.




FF response edge sensitive (حساس به لبه)



Master-slave D FF




D-type positive-edge-triggered flip-flop



D FF characteristic table

D	Q(t + 1)	
0	0	Reset
1	1	Set


D FF



D	Q^{n+1}
0	0
1	1

$$Q^{n+1} = D$$


JK FF



J	K	Q^{n+1}
0	0	Q^n
0	1	0
1	0	1
1	1	$\overline{Q^n}$

$$Q^{n+1} = J\overline{Q^n} + \overline{K} \cdot Q^n$$

SR FF




S	R	Q^{n+1}
0	0	Q^n
0	1	0
1	0	1
1	1	غير مجاز

$$Q^{n+1} = S + \overline{R}Q^n$$

$S \cdot R = 0$

T FF




T	Q^{n+1}
0	Q^n
1	$\overline{Q^n}$

$$Q^{n+1} = T \oplus Q^n$$

SR	00	01	11	10
Q	0	0	X	1
1	1	0	X	1

$$Q^{n+1} = S + \overline{R}Q^n, \quad S \cdot R = 0$$



t_{su} = setup time = زمان راه اندازی

زمانی قبل از لبه موثر clock که باید ورودی (ها) بدون تغییر باشند.

t_h = hold time = زمان نگهداری

مدت زمانی که بعد از لبه موثر clock باید ورودی (ها) بدون تغییر باشند.