



Digital System Design

Hajar Falahati

hfalahati@ipm.ir
hfalahati@ce.sharif.edu

Outline

- Logic Design Recall
- Combinational Logic
- Sequential Logic




Logic Design Recall


Binary Logic


- Binary variables
 - 1/0
- Logical operators
 - AND : $(a.b)$
 - OR : $(a+b)$
 - NOT : $(\bar{a}), (a'), (\sim a)$
- Logical gates
 - Implement logic functions
- Boolean Algebra
 - Specify and transform logic functions

Switches

- A switch has two states
 - Closed / On
 - Open / OFF

Closed 
 $x = 1$


Open 
 $x = 0$




Symbol 
 x

Transistor


- BJT
- Mosfet




PMOS Transistor





NMOS Transistor





Logic Gates




A	Y
0	1
1	0







A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



Logic Gates (cont'd)



Some Definition

- **Literal**

- A variable, complemented or uncomplemented
- A , \bar{A}

- **Product term**

- A literal or literals ANDed together
- $(A \cdot B \cdot \bar{C})$, $(\bar{A} \cdot C)$, $(B \cdot \bar{C})$

- **Sum term**

- A literal or literals ORed together.
- $(A + B + \bar{C})$, $(\bar{A} + C)$, $(B + \bar{C})$

- **Minterm**

- A product that includes all the variables
- $(A \cdot B \cdot \bar{C})$, $(\bar{A} \cdot \bar{B} \cdot C)$, $(\bar{A} \cdot B \cdot \bar{C})$

- **Maxterm**

- A sum that includes all the variables
- $(A + B + \bar{C})$, $(\bar{A} + \bar{B} + C)$, $(\bar{A} + B + \bar{C})$

Canonical Form: SOP

- **Sum of products (SOP)**
 - ORed minterms

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}BC + AB\bar{C} + ABC$$

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Canonical Form: POS

- **Product of sum (POS)**
 - ANDed maxterms


$$Y = (A + B + C) \cdot (A + B + \bar{C}) \cdot (\bar{A} + B + C) \cdot (\bar{A} + B + \bar{C})$$

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1


Two-level Logics

- SOP and POS lead to two-level logic

$$F = A B C + A' B' C'$$




$$F = (A + C')(B' + C)(A' + B)$$






Karnaugh Map (K-map)

- An alternative method of representing the **truth table**
- Visualizes adjacencies in up to 6 dimensions
 - Physical adjacency \leftrightarrow Logical adjacency



K-Map: Terms

- **Implicant**
 - A product term that can cover minterms of a function.
- **Prime implicant**
 - A product term that is not covered by another **implicant** of the function.
 - Combining the **maximum possible number of adjacent squares**
- **Essential prime implicant**
 - A **prime implicant** that covers **at least one minterm** that is **not covered by any other prime implicant**.



K-Map: 4-Variable Function

$$F(W,X,Y,Z) = \sum m(1, 2, 3, 9, 10, 11, 13, 14, 15)$$

A 4-variable Karnaugh map for the function $F(W,X,Y,Z)$. The map is a 4x4 grid with rows labeled by YZ (00, 01, 11, 10) and columns labeled by WX (00, 01, 11, 10). The cells contain 1s for minterms 1, 2, 3, 9, 10, 11, 13, 14, and 15, and 0s for minterms 0, 4, 5, 6, 7, 8, and 12. Brackets indicate the variables W, X, Y, and Z. The W variable is represented by the top two columns (WX = 00, 01) and the bottom two columns (WX = 11, 10). The X variable is represented by the first two columns (WX = 00, 11) and the last two columns (WX = 01, 10). The Y variable is represented by the first two rows (YZ = 00, 01) and the last two rows (YZ = 11, 10). The Z variable is represented by the first two columns (WX = 00, 01) and the last two columns (WX = 11, 10).

YZ \ WX	00	01	11	10
00	0 0	4 0	12 0	8 0
01	1 1	5 0	13 1	9 1
11	1 3	7 0	15 1	11 1
10	1 2	6 0	14 1	10 1

K-Map: 4-Variable Function

$$F(W,X,Y,Z) = \sum m(1, 2, 3, 9, 10, 11, 13, 14, 15)$$

$$F(A,B,C,D,E) = WZ$$

		W			
Y	YZ	00	01	11	10
	00				
	01	1		1	1
	11	1		1	1
	10	1		1	1
		X			
		00	01	11	10
		0	4	12	8
		1	5	13	9
		3	7	15	11
		2	6	14	10

K-Map: 4-Variable Function

$$F(W,X,Y,Z) = \sum m(1, 2, 3, 9, 10, 11, 13, 14, 15)$$


$$F(A,B,C,D,E) = WZ + WY$$

		WX			
		00	01	11	10
YZ	00	0	4	12	8
	01	1	5	13	9
	11	3	7	15	11
	10	2	6	14	10

K-Map: 4-Variable Function

$$F(W,X,Y,Z) = \sum m(1, 2, 3, 9, 10, 11, 13, 14, 15)$$


$$F(A,B,C,D,E) = WZ + WY + X'Y$$



K-Map: 4-Variable Function


$$F(W,X,Y,Z) = \sum m(1, 2, 3, 9, 10, 11, 13, 14, 15)$$

$$F(A,B,C,D,E) = WZ + WY + X'Y + X'Z$$




K-Map: 5-Variable Function

$$F(a,b,c,d,e) = \prod M(0,2,4,11,14,15,16,20,24,30,31)$$



K-Map: 5-Variable Function

$$F(a,b,c,d,e) = \prod M(0,2,4,11,14,15,16,20,24,30,31)$$




$$F(a,b,c,d,e) = (b' + c' + d') (b + d + e) (a + b + c + e) (a' + c + d + e) (a + b' + d' + e')$$

Combinational Logics


Combinational Logics

- Always Current inputs produce the output
- Output is independent of
 - Sequence of inputs
 - Time of applying inputs
- => Combinational logics are memory less
 - Memory-less circuits **do not** contain any feedback lines






Decoder

- n inputs and 2^n outputs
- Exactly one of the outputs is 1 and all the rest are 0s
- The **one output** that is **logically 1** is the output corresponding to the **input pattern** that the **logic circuit is expected to detect**





Encoder

- 2^n inputs and n outputs
- At each time **only one input** can be active
- **Generates the binary code corresponding to the input values**





Multiplexer (MUX)

- **Selects** one of the N inputs to connect it to the output
- Needs $\log_2 N$ -bit control input
- 2:1 MUX
- How is it useful?



DeMultiplexer (DeMUX)

- **Selects** one of the N outputs and send the data
- Needs $\log_2 N$ -bit control input
- **1** input and **2^n** output lines



Design a 4-bit Adder

- Design a 1-bit half adder
- Design a 1-bit full adder
- Design a 4-bit full adder




Step1: 1-bit Half Adder: Truth Table

a	b	C _{out}	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Step1: 1-bit Half Adder: minterm for sum

a	b	C _{out}	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


a
b



The diagram illustrates a 1-bit Half Adder circuit. It consists of an XOR gate. The two inputs of the gate are labeled 'a' and 'b'. The output of the gate is labeled 'sum'. The truth table to the left of the gate shows the relationship between the inputs a and b, the carry-out C_{out}, and the sum. The rows where the sum is 1 (a=0, b=1 and a=1, b=0) are circled in red, indicating the minterms for the sum output.


Step1: 1-bit Half Adder: minterm for C_{out}

a	b	C_{out}	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



The diagram illustrates the logic for the carry-out (C_{out}) of a 1-bit half adder. It shows an AND gate with two inputs, a and b , and one output, C_{out} . The output C_{out} is 1 only when both a and b are 1, which corresponds to the minterm $a \cdot b$.

Step1: Design a 1-bit Half Adder





a	b	C _{out}	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Step2: 1-bit Full Adder: Truth Table

a	b	cin	C _{out}	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Step2: 1-bit Full Adder: minterms of sum

a	b	cin	C _{out}	sum	sum1
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	1
1	0	0	0	1	1
1	0	1	1	0	1
1	1	0	1	0	0
1	1	1	1	1	0



Step2: 1-bit Full Adder: minterm for C_{out}

a	b	C_{in}	C_{out}	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$C_{out} = abC_{in} + ab\overline{C_{in}} + a\overline{b}C_{in} + \overline{a}bC_{in}$$

$$C_{out} = ab + a\overline{b}C_{in} + \overline{a}bC_{in}$$

$$C_{out} = ab + C_{in}(a \wedge b)$$


$$C_{out} = ab + C_{in}(a + b)$$

Step2: Design a 1-bit Full Adder




a	b	cin	C _{out}	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	1	1

Step3: Design a 4-bit Full Adder



A 4-bit Full Adder



Sequential Logics


Combinational Logics + Memory

- **Output** of some logics **changes** by
 - **Sequence of inputs**
 - **Time of applying inputs**


- => They have **memory**
- They contain **feedback lines**

- **State**
 - Produced by previous inputs
 - Information stored in a memory


Current Inputs








Flip Flops



Positive edge sensitive flip-flop



Negative edge sensitive flip-flop



	R	S	Q	\bar{Q}	J	K	Q	\bar{Q}	
Hold the value	0	0	Q	\bar{Q}	0	0	Q	\bar{Q}	Hold the value
Set the value	0	1	1	0	0	1	0	1	Reset the value
Reset the value	1	0	0	1	1	0	1	0	Set the value
Invalid	1	1	Invalid		1	1	\bar{Q}	Q	Toggle the value

D	Q	\bar{Q}	T	Q	\bar{Q}	
0	0	1	0	Q	\bar{Q}	Hold the value
1	1	0	1	\bar{Q}	Q	Toggle the value

Delay FF

Design a Counter

- Design a 3-bit synchronous bidirectional counter
 - Input Up / \overline{Down} (Up)
 - $Up = 1 \Rightarrow$ Counting upward
 - $Up = 0 \Rightarrow$ Counting downward



Design a Counter: Step1

Present State			Next State <i>Up</i> / $\overline{\text{Down}}$ =1			Next State <i>Up</i> / $\overline{\text{Down}}$ =0			Flip Flops <i>Up</i> / $\overline{\text{Down}}$ =1			Flip Flops <i>Up</i> / $\overline{\text{Down}}$ =0		
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	T_2	T_1	T_0	T_2	T_1	T_0
0	0	0	0	0	1	1	1	1			1			1
0	0	1	0	1	0	0	0	0			1			1
0	1	0	0	1	1	0	0	1			1			1
0	1	1	1	0	0	0	1	0			1			1
1	0	0	1	0	1	0	1	1			1			1
1	0	1	1	1	0	1	0	0			1			1
1	1	0	1	1	1	1	0	1			1			1
1	1	1	0	0	0	1	1	0			1			1

Design a Counter: Step1

Present State			Next State $Up / \overline{Down} = 1$			Next State $Up / \overline{Down} = 0$			Flip Flops $Up / \overline{Down} = 1$			Flip Flops $Up / \overline{Down} = 0$		
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	T_2	T_1	T_0	T_2	T_1	T_0
0	0	0	0	0	1	1	1	1		0	1		1	1
0	0	1	0	1	0	0	0	0		1	1		0	1
0	1	0	0	1	1	0	0	1		0	1		1	1
0	1	1	1	0	0	0	1	0		1	1		0	1
1	0	0	1	0	1	0	1	1		0	1		1	1
1	0	1	1	1	0	1	0	0		1	1		0	1
1	1	0	1	1	1	1	0	1		0	1		1	1
1	1	1	0	0	0	1	1	0		1	1		0	1

Design a Counter: Step1

Present State			Next State $Up / \overline{Down} = 1$			Next State $Up / \overline{Down} = 0$			Flip Flops $Up / \overline{Down} = 1$			Flip Flops $Up / \overline{Down} = 0$		
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	T_2	T_1	T_0	T_2	T_1	T_0
0	0	0	0	0	1	1	1	1	0	0	1	1	1	1
0	0	1	0	1	0	0	0	0	0	1	1	0	0	1
0	1	0	0	1	1	0	0	1	0	0	1	0	1	1
0	1	1	1	0	0	0	1	0	1	1	1	0	0	1
1	0	0	1	0	1	0	1	1	0	0	1	1	1	1
1	0	1	1	1	0	1	0	0	0	1	1	0	0	1
1	1	0	1	1	1	1	0	1	0	0	1	0	1	1
1	1	1	0	0	0	1	1	0	1	1	1	0	0	1

$$T_0 = 1$$

$$T_1 = (Q_0 Up) + \overline{Q_0} \cdot \overline{UP}$$

$$T_2 = (Q_0 Q_1 Up) + \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{UP}$$


Design a Counter: Step1

Q_2

$$T_0 = 1$$

$$T_1 = (Q_0 Up) + \overline{Q_0} \cdot \overline{UP}$$

$$T_2 = (Q_0 Q_1 Up) + \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{UP}$$



Design an Asynchronous Counter


- Design a 4-bit asynchronous counter
 - Counting upward



Asynchronous 4-bit Counter


Q_3	Q_2	Q_1	Q_0				
0	0	0	0	←			
0	0	0	1	←			
0	0	1	0	←	←		
0	0	1	1	←			
0	1	0	0	←	←	←	
0	1	0	1	←			
0	1	1	0	←	←		
0	1	1	1	←			
1	0	0	0	←	←	←	←
1	0	0	1	←			
1	0	1	0	←	←		
1	0	1	1	←			
1	1	0	0	←	←	←	
1	1	0	1	←			
1	1	1	0	←	←		
1	1	1	1	←			

Asynchronous 4-bit Counter




Design an Asynchronous Counter


- Design a 4-bit asynchronous counter with mode 10



Asynchronous 4-bit Counter: Timing Diagram




Asynchronous 4-bit Counter: Realization



Simplification

- Design a **simplified** sequential circuit
 - Reduce the number of states
 - Without changing the functionality
- Advantages of reducing the states
 - Less memory elements
 - => decreases cost
 - => decreases complexity
 - => Aids failure analysis



How to Simplify?

- Find **equivalent states**
 - E.g., S0, S1, S2
- **Keep one** of these equivalent states
 - E.g., S0
- **Remove other equivalent states** in each group ones
 - E.g., S1, S2


Equivalent States

- S_1, S_2, \dots, S_j are **equivalent** *If and only if*
 - For **every possible input sequence**
 - **Same output sequence** is produced
 - Same **output**
 - Same **next state**
- S_1, S_2, \dots, S_j are **conditional equivalent** *If and only if*
 - For **every possible input sequence**
 - Same **output**
 - **Different next state**
 - **Next states should** be **equivalent**

Implication Table

- A procedure for finding all the equivalent states


Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Big Picture

A							
B							
C							
D							
E							
F							
G							
	A	B	C	D	E	F	G


Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2



Do We Need All the Cubes?




Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 1

- Draw a chart that has a square for each pair of states



Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 2

- Find incompatible States
- Put X in the corresponding square

B						
C						
D						
E						
F						
G						
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 2 (cont'd)

- Find incompatible States
- Put X in the corresponding square

B						
C						
D						
E	X					
F	X					
G						
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 2 (cont'd)

- Find incompatible States
- Put X in the corresponding square

B						
C						
D						
E	X	X				
F	X	X				
G						
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 2 (cont'd)

- Find incompatible States
- Put X in the corresponding square

B						
C						
D						
E	X	X	X			
F	X	X	X			
G						
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 2 (cont'd)

- Find incompatible States
- Put X in the corresponding square

B						
C						
D						
E	X	X	X	X		
F	X	X	X	X		
G						
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 2 (cont'd)

- Find incompatible States
- Put X in the corresponding square

B						
C						
D						
E	X	X	X	X		
F	X	X	X	X		
G					X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 3

- Enter implied pair in non square
 - Put \surd for equivalent states
 - Write conditional states for conditional equivalent states

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B						
C						
D						
E	X	X	X	X		
F	X	X	X	X		
G					X	X
	A	B	C	D	E	F




Implication Table: Step 3 (cont'd)

- Enter implied pair in non square
 - Put \checkmark for equivalent states
 - Write conditional states for conditional equivalent states

B	\checkmark					
C						
D						
E	X	X	X	X		
F	X	X	X	X		
G					X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 3 (cont'd)

- Enter implied pair in non square
 - Put \checkmark for equivalent states
 - Write conditional states for conditional equivalent states

B	\checkmark					
C	A=F C=D					
D	A=E					
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B				X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 3 (cont'd)

- Enter implied pair in non square
 - Put \checkmark for equivalent states
 - Write conditional states for conditional equivalent states

B	\checkmark					
C	A=F C=D	A=F C=D				
D	A=E	A=E				
E	X	X	X	X		
F	X	X	X	X		
G	A=B	A=B			X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 3 (cont'd)

- Enter implied pair in non square
 - Put \checkmark for equivalent states
 - Write conditional states for conditional equivalent states

B	\checkmark					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X		
G	A=B	A=B	C=D B=F		X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 3 (cont'd)

- Enter implied pair in non square
 - Put \checkmark for equivalent states
 - Write conditional states for conditional equivalent states

B	\checkmark					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X		
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 3 (cont'd)

- Enter implied pair in non square
 - Put \checkmark for equivalent states
 - Write conditional states for conditional equivalent states

B	\checkmark					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 4

- Remove self redundant pairs
 - C-D

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 5

- Find squares with implied pairs that are not equivalent
- Put x
 - A-E are not compatible
 - => Each square that has A-E is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 5 (cont'd)

- Find squares with implied pairs that are not equivalent
- Put x
 - A-E are not compatible
 - => Each square that has A-E is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 5 (cont'd)

- Find squares with implied pairs that are not equivalent
- Put x
 - A-E are not compatible
 - => Each square that has A-E is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 5 (cont'd)

- Find squares with implied pairs that are not equivalent
- Put x
 - A-F are not compatible
 - => Each square that has A-F is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 5 (cont'd)

- Find squares with implied pairs that are not equivalent
- Put x
 - A-F are not compatible
 - => Each square that has A-F is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 5 (cont'd)

- Find squares with implied pairs that are not equivalent
- Put x
 - B-E are not compatible
 - => Each square that has B-E is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 5 (cont'd)

- Find squares with implied pairs that are not equivalent
- Put x
 - B-E are not compatible
 - => Each square that has B-E is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 5 (cont'd)

- Find squares with implied pairs that are not equivalent
- Put x
 - B-F are not compatible
 - => Each square that has B-F is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=F	X	X
	A	B	C	D	E	F




Implication Table: Step 6

- Find squares with implied pairs that are equivalent
- Put ✓
 - A-B are not compatible
 - => Each square that has A-B is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B	A=B	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 6 (cont'd)

- Find squares with implied pairs that are equivalent
- Put ✓
 - A-B are not compatible
 - => Each square that has A-B is incompatible too

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B ✓	A=B ✓	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 6 (cont'd)

- Find squares with implied pairs that are equivalent
- Put \checkmark
 - C-D is equivalent if E=F be equivalent
 - E-F is equivalent if C-D be equivalent
 - \Rightarrow They are equal

B	\checkmark					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F			
E	X	X	X	X		
F	X	X	X	X	C=D	
G	A=B \checkmark	A=B \checkmark	C=D B=F	B=E	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 6 (cont'd)

- Find squares with implied pairs that are equivalent
- Put \checkmark
 - C-D is equivalent if E=F be equivalent
 - E-F is equivalent if C-D be equivalent
 - \Rightarrow They are equal

B	\checkmark					
C	A=F C=D	A=F C=D				
D	A=E A=E	C=D E=F	\checkmark			
E	X	X	X	X		
F	X	X	X	X	C=D \checkmark	
G	A=B \checkmark	A=B \checkmark	C=D B=F	B=E	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 7

- Reduce transition table
 - Remove equivalent states

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2

B	✓					
C	A=F C=B	A=F C=D				
D	A=E	A=E	C=D E=F ✓			
E	X	X	X	X		
F	X	X	X	X	C=D ✓	
G	A=B ✓	A=B ✓	C=D B=F	B=E	X	X
	A	B	C	D	E	F




Implication Table: Step 7 (cont'd)

- Reduce transition table
 - Remove equivalent states

B	✓					
C	A=F C=D	A=F C=D				
D	A=E	A=E	C=D E=F ✓			
E	X	X	X	X		
F	X	X	X	X	C=D ✓	
G	A=B ✓	A=B ✓	C=D B=F	B=F	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A	A/0	C/2
B	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3
G	B/0	C/2




Implication Table: Step 7 (cont'd)

- Reduce transition table
 - Remove equivalent states

B	✓					
C	A=F C=B	A=F C=D				
D	A=E	A=E	C=D E=F ✓			
E	X	X	X	X		
F	X	X	X	X	C=D ✓	
G	A=B ✓	A=B ✓	C=D B=F	B=E	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A,B,G	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3




Implication Table: Step 7 (cont'd)

- Reduce transition table
 - Remove equivalent states

B	✓					
C	A=F C=B	A=F C=D				
D	A=E	A=E	C=D E=F ✓			
E	X	X	X	X		
F	X	X	X	X	C=D ✓	
G	A=B ✓	A=B ✓	C=D B=F	B=F	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A,B,G	A/0	C/2
C	F/0	D/2
D	E/0	C/2
E	G/1	D/3
F	G/1	C/3




Implication Table: Step 7 (cont'd)

- Reduce transition table
 - Remove equivalent states

B	✓					
C	A=F C=B	A=F C=D				
D	A=E	A=E	C=D E=F ✓			
E	X	X	X	X		
F	X	X	X	X	C=D ✓	
G	A=B ✓	A=B ✓	C=D B=F	B=E	X	X
	A	B	C	D	E	F

Present State	Next State	
	a	b
A,B,G	A/0	C/2
C, D	F/0	D/2
E	G/1	D/3
F	G/1	C/3




Implication Table: Step 7 (cont'd)


- Reduce transition table
 - Remove equivalent states

B	✓					
C	A=F C=B	A=F C=D				
D	A=E	A=E	C=D E=F ✓			
E	X	X	X	X		
F	X	X	X	X	C=D ✓	
G	A=B ✓	A=B ✓	C=D B=F	B=E	X	X
	A	B	C	D	E	F


Present State	Next State	
	a	b
A, B, G	A/0	C/2
C, D	F/0	D/2
E, F	G/1	D/3



Simplifies State Diagram



Present State	Next State	
	a	b
A, B, G	A/0	C/2
C, D	F/0	D/2
E, F	G/1	D/3



Thank You

