

# Digital System Design

**Hajar Falahati** 

hfalahati@ipm.ir
hfalahati@ce.sharif.edu

## Combinational Logic & Verilog

- Combinational Logic
  - Use always block + "blocking" assignments
    - Normally for high-complexity Comb. Logic
    - When output depends on several conditions, which requires if-else
- Sequential Logic
  - Can only be realized using an always block
  - When using the always block for the sequential Logic, "Non-blocking" assignments are used


## Outline

How to implement FSMs




## **FSM**

## Moore and Mealy Machines




## Moore and Mealy Machines




## How to Describe FSMs in Verilog?

- Determine how to derive
  - Next State (NS)
  - Current State (CS)
  - Output


## Verilog Statements and Verilog



## Mealy FSM Code Structure



### Moore FSM Code Structure




## General Mealy FSM


```
module mealy(outs, inputs, clk);
          input
                     inputs, clk,;
          output reg outs;
                                                                                Mealy
        reg [log-num-states-1:0] state, next_state;
                                                                              always @(*)
                                                              NS & Output
          always @(posedge/negedge clk)
                                                              Calculation
           // Change the state
         always @(state or inputs)
                                                                              always @(*)
           // Evaluate next state
                                                              CS Calculation
         always @(state or inputs)
           // Evaluate output
endmodule
```

### General Moore FSM

```
Moore
module moore(outs, inputs, clk);
          input
                     inputs, clk,;
                                                                              always @(*)
          output reg outs;
                                                             NS Calculation
        reg [log-num-states-1:0] state, next state;
                                                                              always @(*)
          always @(posedge/negedge clk)
                                                             CS Calculation
           // Change the state
         always @(state or inputs) ____
                                                                Output
           // Evaluate next state
                                                                              assign .....
                                                              Calculation
         always @(state)
                                                                              always @(*)
           // Evaluate output
endmodule
```


## Finite State Machine (FSM)






What are the tradeoffs?

#### Mealy FSM



## FSM Sample 1


• Recognize a specific bit pattern (110) in a bitstream





### 110 Detector

- State **SO** 
  - We have not recognized any useful pattern
- State S1
  - We have recognized the pattern '1'
- State **\$2**:
  - We have recognized the pattern '11'
  - Output: recognizing an input bit '0' in state S2



### 110 Detector: Module


module mealy (out, i, clk, reset); 0/1 0/0 1/0 1/0 **S1 S2 SO** 0/0 endmodule

sign: FSM Modeling

16

### 110 Detector : Ports

```
module mealy (out, i, clk, reset);
input i, clk, reset;
output out;
reg out;
```




endmodule

sign: FSM Modeling بے معروب

## 110 Detector : Signals

```
module mealy (out, i, clk, reset);
input i, clk, reset;
output out;
reg out;
reg [1:0] state, next_state;
```




endmodule

sign: FSM Modeling با


## 110 Detector : Next State & Output

```
module mealy (out, i, clk, reset);
      input i, clk, reset;
      output out;
       reg out;
       reg [1:0] state, next state;
       always @(state or i)
        case (state)
           2'b00 : next state = i ? 1 : 0;
           2'b01 : next state = i ? 2 : 0;
           2'b10: next state = i?2:0;
           default: next state = 0;
        endcase
        always @(state or i)
         if (state == 2'b10 && i==0) out = 1;
        else
                                    out = 0;
endmodule
```




### 110 Detector: Current State

```
module mealy (out, i, clk, reset);
       input i, clk, reset;
       output out;
       reg out;
       reg [1:0] state, next state;
       always @(posedge clk)
         if( reset) state <= 0;</pre>
         else state <= next state;</pre>
       always @(state or i)
         case (state)
           2'b00 : next state = i ? 1 : 0;
           2'b01 : next state = i ? 2 : 0;
           2'b10 : next state = i ? 2 : 0;
           default: next state = 0;
         endcase
        always @(state or i)
         if (state == 2'b10 && i==0) out = 1;
         else
                                      out = 0;
endmodule
```



## 110 Detector : Merged Next State + Output

```
module mealy(out, i, clk, reset);
       input i, clk, reset;
       output out;
       reg out;
       reg [1:0] state, next state;
       always @(posedge clk)
         if( reset) state <= 0;</pre>
         else state <= next state;</pre>
       always @(state or i)
         case (state)
           2'b00 : next state <= i ? 1 : 0;
           2'b01 : next state <= i ? 2 : 0;
           2'b10:
               begin
                next state <= i ? 2 : 0;
                 out <= i? 0:1;
              end
           default: next state = 0;
         endcase
endmodule
```




√sign: FSM Modeling

### 110 Detector: Modular

```
module mealy(out, i, clk, reset);
input i, clk, reset;
output out;
reg out;
reg [1:0] state, next_state;

always @(posedge clk)
if( reset) state <= 0;
else state <= next_state;

cmp_next_state (next_state, state, i);
cmp_output (next_state, state, i);
endmodule
```



## FSM Sample 2

• Recognize a specific bit pattern (110) in a bitstream using Moore FSM



## Moore FSM Sample: 110

#### • State **SO**

We have not recognized any useful pattern

#### State \$1

We have recognized the pattern '1'

#### • State **S2**:

We have recognized the pattern '11'

#### • State **S3**:

We have recognized the pattern '110'
 Output becomes 1

 So/0
 S1/0

### Moore 110 Detector: Module

module moore (out, i, clk, reset); Moore always @(\*) **NS Calculation** always @(\*) CS Calculation always @(\*) Output assign ..... Calculation **S3/1 S2/0 SO/O S1/0** 

endmodule

Digital System Design: FSM Modeling


### Moore 110 Detector: Ports


```
module moore (out, i, clk, reset);
                                                                                      Moore
      input i, clk, reset;
      output out;
                                                                                    always @(*)
                                                                  NS Calculation
              out;
       reg
                                                                                    always @(*)
                                                                   CS Calculation
                                                                                                            always @(*)
                                                                     Output
                                                                                    assign .....
                                                                    Calculation
                                                                                                                     S3/1
                                                                                                 S2/0
                                                    SO/O
                                                                          S1/0
```

Digital System Design: FSM Modeling

## Moore 110 Detector : Signals

```
module moore (out, i, clk, reset);
   input i, clk, reset;
   output out;
   reg out;
   reg [1:0] state, next_state;
```







## Moore 110 Detector : Next State & Output

```
module moore (out, i, clk, reset);
      input i, clk, reset;
      output out;
       reg out;
       reg [1:0] state, next state;
       always @(state or i)
         case (state)
           2'b00 : next state = i ? 1 : 0;
           2'b01: next state = i?2:0;
           2'b10: next state = i?2:3;
           2'b11: next state = i?1:0;
           default: next state = 0;
         endcase
       always @(state)
         if (state == 2'b11 ) out = 1;
         else
                            out = 0:
```


endmodule





## Moore 110 Detector : Current State

```
module moore(out, i, clk, reset);
      input i, clk, reset;
      output out;
       reg out;
       reg [1:0] state, next state;
       always @(posedge clk)
         if( reset) state <= 0;</pre>
         else state <= next state;</pre>
       always @(state or i)
         case (state)
           2'b00 : next state = i ? 1 : 0;
           2'b01: next state = i?2:0;
           2'b10 : next state = i?2:3;
           2'b11: next state = i?1:0;
           default: next state = 0;
         endcase
        always @(state)
         if (state == 2'b11 ) out = 1;
         else
                             out = 0:
endmodule
```



## Moore 110 Detector: Current State

```
module moore(out, i, clk, reset);
  input  i, clk, reset;
  output out;
  reg  out;
  reg [1:0] state, next_state;

always @(posedge clk)
  if( reset) state <= 0;
  else state <= next_state;

cmp_next_state (next_state, state, i)


cmp_output (next_state, state);


endmodule</pre>
```

```
0 \ 1 \ S1/0 \ 1 \ S2/0 \ 1 \ S3/1
```

## Traffic Signal Controller

- Traffic Signal for main highway gets highest priority
  - Cars are continuously present on the main highway
  - Main highway signal remains green by default
- Traffic signal for the country road
  - Must turn green only long enough to let the cars on the country road go
  - As soon as there are no cars on the country road
    - Country road traffic signal turns yellow and then red
    - Traffic signal on the main highway turns green again
  - There is a sensor to detect cars waiting on the country road
    - Sends a signal X as input to the controller.
    - $\circ$  X = 1 if there are cars on the country road; otherwise, X= 0.





State	Signals
S0	Hwy = G Cntry = R
S1	Hwy = Y Cntry = R
S2	Hwy = R Cntry = R
S3	Hwy = R Cntry = G
S4	Hwy = R Cntry = Y

```
define TRUE 1'b1
`define FALSE 1'b0
//Delays
`define Y2RDELAY 3 //Yellow to red delay
`define R2GDELAY 2 //Red to green delay
module sig control
    (hwy, cntry, X, clock, clear);
//I/O ports
output [1:0] hwy, cntry;
      //2-bit output for 3 states of signal
      //GREEN, YELLOW, RED;
reg [1:0] hwy, cntry;
      //declared output signals are registers
input X;
      //if TRUE, indicates that there is car on
      //the country road, otherwise FALSE
input clock, clear;
parameter RED = 2'd0,
          YELLOW = 2'd1,
          GREEN = 2'd2;
//State definition
                       HWY
                                     CNTRY
parameter S0 = 3'd0, //GREEN
                                      RED
          S1 = 3'd1, //YELLOW
                                      RED
          S2 = 3'd2, //RED
                                     RED
          S3 = 3'd3, //RED
                                     GREEN
          S4 = 3'd4; //RED
                                      YELLOW
```

```
//Internal state variables
req [2:0] state;
reg [2:0] next state;
//state changes only at positive edge of clock
always @(posedge clock)
                                                                                                  X = 0
  if (clear)
      state <= S0; //Controller starts in S0 state
  else
      state <= next state; //State change</pre>
                                                                                           S0
                                                                                                    X = 1
//Compute values of main signal and country signal
                                                                         S4
always @(state)
                                                                                                           S1
begin
  hwy = GREEN; //Default Light Assignment for Highway light
  cntry = RED; //Default Light Assignment for Country light
                                                                        X = 0
  case(state)
     S0: ; // No change, use default
     S1: hwy = YELLOW;
     S2: hwy = RED;
                                                                               S3
     S3: begin
                                                                                                   S2
            hwv = RED;
            cntry = GREEN;
          end
     S4: begin
                                                   State
                                                           Signals
                                                           Hwy = G Cntry = R
            hwv = RED;
            cntry = `YELLOW;
                                                   S1
                                                           Hwy = Y Cntry = R
                                                   S2
          end
                                                           Hwy = R Cntry = R
  endcase
                                                   S3
                                                           Hwy = R Cntry = G
end
                                                   S4
                                                           Hwy = R Cntry = Y
```

```
//State machine using case statements
always @(state or X)
begin
    case (state)
       S0: if(X)
            next state = S1;
          else
                                                                                                  X = 0
            next state = S0;
       S1: begin //delay some positive edges of clock
            repeat(`Y2RDELAY) @(posedge clock);
                                                                                           S0
            next state = S2;
                                                                                                     X = 1
       S2: begin //delay some positive edges of clock
            repeat(`R2GDELAY) @(posedge clock);
                                                                          S4
                                                                                                            S1
            next state = S3;
          end
       S3: if(X)
            next state = S3;
                                                                         X = 0
          else
            next state = S4;
       S4: begin //delay some positive edges of clock
            repeat(`Y2RDELAY) @(posedge clock);
                                                                               S3
            next state = S0;
                                                                                                   S2
     default: next state = S0;
    endcase
                                                    State
                                                            Signals
end
                                                            Hwy = G Cntry = R
                                                    S1
                                                            Hwy = Y Cntry = R
endmodule
                                                    S2
                                                           Hwv = R Cntry = R
                                                    S3
                                                            Hwy = R Cntry = G
                                                    S4
                                                            Hwy = R Cntry = Y
```


## Traffic Signal Controller: Test

```
//Stimulus Module
module stimulus;
wire [1:0] MAIN SIG, CNTRY SIG;
req CAR ON CNTRY RD;
      //if TRUE, indicates that there is car on
      //the country road
req CLOCK, CLEAR;
//Instantiate signal controller
sig control SC (MAIN SIG, CNTRY SIG, CAR ON CNTRY RD, CLOCK, CLEAR);
//Set up monitor
initial
  $monitor($time, " Main Sig = %b Country Sig = %b Car on cntry = %b",
                       MAIN SIG, CNTRY SIG, CAR ON CNTRY RD);
//Set up clock
initial
begin
    CLOCK = `FALSE;
   forever #5 CLOCK = ~CLOCK;
end
//control clear signal
initial
```


```
//control clear signal
initial
begin
    CLEAR = `TRUE;
    repeat (5) @ (negedge CLOCK);
    CLEAR = `FALSE;
end
//apply stimulus
initial
begin
    CAR ON CNTRY RD = FALSE;
    repeat(20)@(negedge CLOCK); CAR ON CNTRY RD = `TRUE;
    repeat(10)@(negedge CLOCK); CAR ON CNTRY RD = `FALSE;
    repeat (20) @ (negedge CLOCK); CAR ON CNTRY RD = `TRUE;
    repeat(10)@(negedge CLOCK); CAR ON CNTRY RD = `FALSE;
    repeat (20) @ (negedge CLOCK); CAR ON CNTRY RD = `TRUE;
    repeat(10)@(negedge CLOCK); CAR ON CNTRY RD = `FALSE;
    repeat(10)@(negedge CLOCK); $stop;
end
endmodule
```

## Sample Counter

• Design an up/down counter



## Up/Down Counter ASM



## Up/Down Counter: DataPath

```
module updown(c, inc, dec, clr)
  output reg [2:0] c;
  input inc, dec, clr;
  req [2:0] a;
  always @(a)
      c = a;
  always@ (inc, dec, clr)
       begin
           if(inc) a = a + 1;
           if(dec) a = a - 1;
           if(clr) a = 0;
       end
endmoduel
```

## Up/Down Counter: Control

```
module ctl updown (input a, output inc, output dec, output clr)
  reg [1:0] state, next state;
  always @(posedge clk)
        if( reset) state <= 0;</pre>
        else state <= next state;</pre>
  always@ (state)
   case (state)
     2'b00:
       begin clr =1; inc = dec =0; end
     2'b01:
        begin inc =1; clr = dec = 0; end
     2'b10:
       begin dec =1: clr = inc =0; end
     default: begin clr =1; inc = dec =0; end
always@ (state)
   case (state)
     2'b00: next state = 1;
     2'b01: next state = (a<3)? 1: 2;
     2'b10: next state = (a>0)? 2: 1;
                                    Digital System Design: FSM Modeling
```

### Thank You

