




Digital System Design

Hajar Falahati

hfalahati@ipm.ir
hfalahati@ce.sharif.edu

Automated Design Flow



Outline


- Abstraction Level
- Design Approach
 - **Top-down**
 - **Bottom-up**
- Modeling
 - **FSM**
 - **ASM**



Design Complexity

2012: Intel Sandy Bridge-E

- 64-bit processor
- 4 cores, 8 threads
- 14-19 pipeline stages
- 3.6 GHz clock
- 2.27B transistor
- 32 nm




[https://en.wikichip.org/wiki/intel/microarchitectures/sandy_bridge_\(client\)](https://en.wikichip.org/wiki/intel/microarchitectures/sandy_bridge_(client))

<https://techreport.com/review/21987/intel-core-i7-3960x-processor>


2017: Intel Kaby Lake

- 64-bit processor
- 4 cores, 8 threads
- 14-19 pipeline stages
- 3.9 GHz clock
- 1.75B transistor
- 14 nm



Design Complexity


- How to handle this **complexity**?



Abstraction Levels


Abstraction Levels

- To **comprehend** these **complicated** **systems**




Abstraction Levels: 1

- To **comprehend** these **complicated** **systems**





```
>"hello  
world!"
```




Abstraction Levels: 2

- To **comprehend** these **complicated** systems




t	x	z
0	0	0
1	0	0
2	1	1
3	1	0



Abstraction Levels: 3

- To **comprehend** these **complicated** systems




```
int main(){
    bool x,z, flag1;
    z=0;

    cin>>x;
    while(!x){
        z=0;
        cin>>x;
    }

    while(1){
        if(!x) z =1;
        else z=0;
    }
}
```

Abstraction Levels: 4

- To **comprehend** these **complicated** systems




```
ORG 0

    add $t1,$zero,$zero    //t1 = z
Look1:
    addi $v0, , $zero,5
    syscall
    add $t0, $v0,$zero
    beq $t0,$at, Find1
    add $t1,$zero,$zero
    j Look1
Find1:
    addi $v0, $zero,5
    syscall
    add $t0, $v0,$zero
    beq $t0,$at, Set0
    add $t1,$zero,$at
    j Find1
Set0:
    add $t1,$zero,$zero
    j Find1
```

Abstraction Levels: 5


- To **comprehend** these **complicated** systems



```
000000000000000000001001000000000000
00100000000000001000000000000000101
000000000000000000000000000000001100
0000000001000000010000000000000000
00010001000000001000000000000000111
0000000000000000000100100000000000
0000100000000000000000000000000001
00100000000000001000000000000000101
000000000000000000000000000000001100
0000000001000000010000000000000000
000100010000000010000000000000001101
0000000000000000101001000000000001
00001000000000000000000000000000111
0000000000000000000100100000000000
00001000000000000000000000000000111
```



Abstraction Levels: 6

- To **comprehend** these **complicated** systems




Abstraction Levels: 7

- To **comprehend** these **complicated** **systems**






Abstraction Levels: 8

- To **comprehend** these **complicated** **systems**







Abstraction Levels: 9

- To **comprehend** these **complicated** **systems**



Abstraction Levels: 10


- To **comprehend** these **complicated** **systems**



Design Approach

Design Approach


- Decide how to organize your project
- Organizational paradigms
 - Top-Down
 - Bottom-Up



Top-Down

- To gain **insights** into **its compositional sub-systems**
 - Reverse engineering fashion
- **Extensive planning and research phase**
 - -> Leads to development of a product
- **Structural control of a project**
- **More straightforward**


Top Down



Top-Down: Steps


1. Breaking down of a system
2. Formulating an overview of the system
3. Specifying any first-level subsystem
 - Not in detail!
4. Refining any subsystem in greater detail
 - Sometimes in many additional subsystem levels
5. Go to step 1, until the entire specification is reduced to base elements.

Top Down



Buttom-Up

- Piecing together of systems to give rise to more complex systems
- More **optimized**
- More **realistic**




Hybrid Approach

- Design architecture
 - Top level block specification
 - More straightforward

Top Down

Hybrid

Bottom Up




- Logic designer
 - Structured design
 - Breaks up the functionality
 - Blocks and sub blocks

- Circuit designer
 - At the same time
 - Optimizes leaf-level cells

Simple ALU

- Design an 8-bit ALU?!



Step1: Specification: User

- **Input**


- Two 8-bit data

- **Output**

- A 8-bit data

- **Behavior**

- Arithmetic (addition, subtract, maximum, minimum)
- Logical (AND, OR, XOR, NOT A, NOT B)



Step1: Specification: More Detail

- **Input**

- Two 8-bit data; A, B
- A 3-bit function code; F
- A 1-bit inverter; Inv

- **Output**

- A 8-bit data; O
- 1-bit Carry, C

- **Behavior**

- Arithmetic (addition, subtract, maximum, minimum)
- Logical (AND, OR, XOR, NOT A, NOT B)


Operation	F[2:0]
Addition (ADD)	000
Subtractor (SUB)	001
Maximum (MAX)	010
Minimum (MIN)	011
Bitwise AND (AND)	100
Bitwise OR (OR)	101
Bitwise XOR (XOR)	110
Bitwise NOT (NOT)	111

Invertor Input	Operation
0	NOT A
1	NOT B


Step2: Schematic

Operation	F[2:0]
Addition (ADD)	000
Subtractor (SUB)	001
Maximum (MAX)	010
Minimum (MIN)	011
Bitwise AND (AND)	100
Bitwise OR (OR)	101
Bitwise XOR (XOR)	110
Bitwise NOT (NOT)	111

Invertor Input	Operation
0	NOT A
1	NOT B




Step3: Top-Down Design Approach




Step4: Design: Level1


Operation	Ctrl[2:0]
Addition (ADD)	000
Subtractor (SUB)	001
Maximum (MAX)	010
Minimum (MIN)	011
Bitwise AND (AND)	100
Bitwise OR (OR)	101
Bitwise XOR (XOR)	110
Bitwise NOT (NOT)	111





Step4: Design: Level 1




Step4: Level 1: DONE





Step4: Design: Level 2




Operation	Ctrl[2:0]
Addition (ADD)	000
Subtractor (SUB)	001
Maximum (MAX)	010
Minimum (MIN)	011
Bitwise AND (AND)	100
Bitwise OR (OR)	101
Bitwise XOR (XOR)	110
Bitwise NOT (NOT)	111




Step4: Design: Level 2



Operation	Ctrl[2:0]
Addition (ADD)	000
Subtractor (SUB)	001
Maximum (MAX)	010
Minimum (MIN)	011
Bitwise AND (AND)	100
Bitwise OR (OR)	101
Bitwise XOR (XOR)	110
Bitwise NOT (NOT)	111



Step4: Level 2: DONE



Step4: Design: Level 3


- Design an 8-bit adder

8-bit ADD

Step4: Design: Level 3



- We have already designed a 4-bit adder 🧐
- Do you remember? 🤔

8-bit ADD




Step4: Design: Level 3

- We have already designed a 4-bit adder 🧐
- Do you remember? 🤔




Step4: Design: Level 3

- Design a 8-bit subtractor




Step4: Design: Level 3

- Design a 8-bit maximum




Step4: Design: Level 3




- Design a 8-bit minimum




Step4: Level 3: Semi-DONE!



Step4: Design: Level 3



Step4: Level 3: DONE!



Thank You

