

Digital System Design

Hajar Falahati

hfalahati@ipm.ir
hfalahati@ce.sharif.edu


System Design

You are expert in designing



Conventional design approach is challenging


















Automated Design Flow



Outline

- Hello Verilog
 - Big picture
 - Levels



Hello Verilog


VERILOG: Hello Friends ©








Design Flow




Design Flow in Detail





Simulation

 Design verification Stimulus block Generating Checking **Circuit Under Design** inputs outputs (CUD) to CUD of CUD Test bench




Synthesis





Basic Blocks



Module

- A module is the **main building block** in Verilog
- Collection of lower-level design block
- Provides necessary functionality to higher-level block
- Hides internal implementation

Defining a Module in Verilog


- We first need to define:
 - Name of the module
 - Directions of its ports (e.g., input, output)
 - Names of its ports

Then:

Describe the functionality of the module



Implementing a Module in Verilog



A Question of Style

The following two codes are functionally identical

```
module test ( a, b, y );
    input a;
    input b;
    output y;
endmodule
```

port name and direction declaration can be combined

What If We Have Multi-bit Input/Output?

- You can also define multi-bit Input/Output (Bus)
 - [range_end : range_start]
 - Number of bits: range end range start + 1

Example:

- A represents a 32-bit value, so we prefer to define it as: [31:0] a
- It is preferred over [0:31] a which resembles array definition
- It is a good practice to be consistent with the representation of multi-bit signals, i.e., always [31:0] or always [0:31]

```
input [31:0] a;  // a[31], a[30] .. a[0]
output [15:8] b1;  // b1[15], b1[14] .. b1[8]
output [7:0] b2;  // b2[7], b2[6] .. b2[0]
input c;  // single signal
```

Manipulating Bits

• Bit Slicing

```
// You can assign partial buses
  wire [15:0] longbus;
  wire [7:0] shortbus;
  assign shortbus = longbus[12:5];
```

Manipulating Bits

Bit Slicing

Concatenation

```
// You can assign partial buses
wire [15:0] longbus;
wire [7:0] shortbus;
assign shortbus = longbus[12:5];
```

```
// Concatenating is by {}
    assign y = {a[2],a[1],a[0],a[0]};
```

Manipulating Bits

Bit Slicing

Concatenation

```
// You can assign partial buses
  wire [15:0] longbus;
  wire [7:0] shortbus;
  assign shortbus = longbus[12:5];
```

```
// Concatenating is by {}
   assign y = {a[2],a[1],a[0],a[0]};
```

Duplication

```
// Possible to define multiple copies
assign x = {a[0], a[0], a[0], a[0]}
assign y = { 4{a[0]} }
```

Basic Syntax

- Similar to C
- Case sensitive
 - SomeName and somename are not the same!
- Keywords are in lowercase
- •Names cannot start with numbers:
 - 2good is not a valid name
- Whitespaces are ignored
- Comments

```
// Single line comments start with a //
/* Multiline comments
  are defined like this */
```

Operators


Unary

Binary


- Ternary
 - The only ternary operator

```
a = b ? c:d;
```


Design



Three Common Abstraction Level



Three Common Abstraction Level



Designers can create lower-level models from the higher-level models either manually or automatically

The process of automatically generating a gate-level model from either a dataflow or a behavioral model is called


Logic Synthesis

Structural Style

Structural (Gate-Level)


- The module body contains gate-level description of the circuit
- Describe how modules are interconnected
- Each module contains other modules (instances)
- ... and interconnections between these modules
- Describes a hierarchy

Structural HDL: Instantiating a Module




Schematic of module "top" that is built from two instances of module "small"


Module Definitions in Verilog



Defining wires (module interconnections)



The first instantiation of the "small" module



The second instantiation of the "small" module

```
module top (A, SEL, C, Y);
                                                i_first
  input A, SEL, C;
 output Y;
 wire n1;
                                   SEL-
                                                 small
// instantiate small once
small i first ( .A(A),
                 .B(SEL),
                 .Y(n1) );
                                       module small (A, B, Y);
                                         input A;
 instantiate small second to
                                         input B;
small i_second ( .A(n1),
                                         output Y;
           .B(C),
           .Y(Y));
                                       // description of small
endmodule
                                       endmodule
```

Short form of module instantiation

```
i_first

i_second

A

Y

B

small

C

top
```

```
module small (A, B, Y);
  input A;
  input B;
  output Y;

// description of small
endmodule
```

- Verilog supports basic logic gates as predefined primitives
 - These primitives are instantiated like modules except that they are predefined in Verilog and do not need a module definition


Data Flow Modeling

Continuous assignment

```
v = a + b;
w = b * 2;
x = v - w
y = v + w
z = x * y
```

Sequential

```
module sampleDataFlow (a, b, z);
    input a, b;
    output z;
    wire v,w,x,y;
    assign v = a+b;
    assign w = b * 2;
    assign x = v-w;
    assign y = v+w;
    assign z = x*y;
```



Behavioral

- The module body contains functional description of the circuit
- Contains logical and mathematical operators
- Level of abstraction is higher than gate-level
 - Many possible gate-level realizations of a behavioral description

Thank You

