معماری کامپیوتر

فصل سه مدارهای مماسیاتی



Computer Architecture

Chapter Three


Arithmetic Circuits



Copyright Notice

The slides of this lecture are adopted from:

D. Patterson & J. Hennessey, "Computer Organization & Design, The Hardware/Software Interface", 6th Ed., MK publishing, 2020




Outlines

- Shift
- Addition/Subtraction
 - Ripple-Carry Adders
 - Carry Look-ahead Adders
 - Carry-Select Adders
- Multiplication
 - Shift-Add Multiplier
 - Combinational Multiplier
 - Carry-Save Adder Multiplier
- Division
- Floating Point
 - Representation
 - Arithmetic



Shift Registers


Sequential Circuits





Barrel Shifter


Combinational Circuits






Barrel Shifter

- Shift an optional no of bits
- With a sequence of multiplexers
 - each shifting a word by 2^k
 bit positions for different
 values of k






Mux Implementation





Crossbar (Circular) Barrel Shifter





Outlines

- o Shift
- Addition/Subtraction
 - Ripple-Carry Adders
 - Carry Look-ahead Adders
 - Carry-Select Adders
- Multiplication
 - Shift-Add Multiplier
 - Combinational Multiplier
 - Carry-Save Adder Multiplier
- o Division
- Floating Point
 - Representation
 - Arithmetic



Integer Addition / Subtraction

```
000000001000000+
                                  64
        000000000101010
                                 +42
        000000001101010
                                 106
       1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ 0\ 0\ 0\ 0\ 0
        000000001000000+
                                  64
        1111111111010110
                                 - 42
complement
                                  2 2
        000000000010110
```



2's

Overflow Conditions for Add/Sub


Operation	Operand A	Operand B	Result indicating overflow	
A + B	≥0	≥ 0	< 0	
A + B	< 0	< 0	≥ 0	
A - B	≥ 0	< 0	< 0	
A – B	< 0	≥ 0	≥ 0	

- While adding signed numbers, an overflow occurs when
 - Both operands have the same sign,
 - but the result has the opposite sign
- the carry into and out of the MSB differ



One-bit Full Adder

Input and output specification for a 1-bit adder




	Inputs			uts	
а	b	Carryln	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	1 + 0 + 1 = 10 _{two}
1	1	0	1	0	1 + 1 + 0 = 10 _{two}
1	1	1	1	1	1 + 1 + 1 = 11 _{two}

 $Sum = a \oplus b \oplus CarryIn$

CarryOut = a.b + a.CarryIn + b.CarryIn




Ripple-Carry Adder





Analysis (n-bit Ripple-Carry Adder)


- Cost: O(n)
 - n×F.A.
- Critical Path Delay: O(n)
 - $n \times D_{FA} = 2n \times D_{gate}$





Carry Look-Ahead Adders

Is there any way to calculate the final carry-out in just two levels of logic?





Carry Look-Ahead Adders

Is there any way to calculate the final carry-out in just two levels of logic?

$$c_{1} = g_{0} + p_{0}.c_{0}$$

$$c_{2} = g_{1} + p_{1}.g_{0} + p_{1}.p_{0}.c_{0}$$

$$c_{3} = g_{2} + p_{2}.g_{1} + p_{2}.p_{1}.g_{0} + p_{2}.p_{1}.p_{0}.c_{0}$$

$$c_{4} = g_{3} + p_{3}.g_{2} + p_{3}.p_{2}.g_{1} + p_{3}.p_{2}.p_{1}.g_{0} + p_{3}.p_{2}.p_{1}.p_{0}.c_{0}$$



17


1st Level of Abstraction

$$c_1 = g_0 + p_0 \cdot c_0$$

$$c_2 = g_1 + p_1 \cdot g_0 + p_1 \cdot p_0 \cdot c_0$$

$$c_3 = g_2 + p_2 \cdot g_1 + p_2 \cdot p_1 \cdot g_0 + p_2 \cdot p_1 \cdot p_0 \cdot c_0$$

$$c_4 = g_3 + p_3 \cdot g_2 + p_3 \cdot p_2 \cdot g_1 + p_3 \cdot p_2 \cdot p_1 \cdot g_0 + p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0$$





2-Level Abstraction

$$c_{4} = (g_{3} + p_{3}.g_{2} + p_{3}.p_{2}.g_{1} + p_{3}.p_{2}.p_{1}.g_{0}) + (p_{3}.p_{2}.p_{1}.p_{0}).c_{0}$$


$$\downarrow \qquad \qquad \downarrow \qquad \qquad$$

$$C1 = G0 + P0.C0$$

$$C2 = G1 + P1.C1$$

$$C3 = G2 + P2.C2$$

$$C4 = G3 + P3.C3$$





2-Level Abstraction

$$C1 = G0 + P0.C0$$

 $C2 = G1 + P1.G0 + P1.P0.C0$
 $C3 = G2 + P2.G1 + P2.P1.G0 + P2.P1.P0.C0$
 $C4 = G3 + P3.G2 + P3.P2.G1 + P3.P2.P1.G0$
 $+ P3.P2.P1.P0.C0$

$$P0 = p_3.p_2.p_1.p_0$$

$$P1 = p_7.p_6.p_5.p_4$$

$$P2 = p_{11}.p_{10}.p_{9}.p_{8}$$


$$P3 = p_{15}.p_{14}.p_{13}.p_{12}$$

$$G0 = g_3 + p_3.g_2 + p_3.p_2.g_1 + p_3.p_2.p_1.g_0$$

$$G1 = g_7 + p_7.g_6 + p_7.p_6.g_5 + p_7.p_6.p_5.g_4$$

$$G2 = g_{11} + p_{11} \cdot g_{10} + p_{11} \cdot p_{10} \cdot g_9 + p_{11} \cdot p_{10} \cdot p_9 \cdot g_8$$

$$G3 = g_{15} + p_{15}.g_{14} + p_{15}.p_{14}.g_{13} + p_{15}.p_{14}.p_{13}.g_{12}$$





Analysis (16-bit 2-level CLA)

o Cost:

- O(n²)
- Critical Path Delay:
 - 1 D_{gate} for $a_i, b_i \rightarrow g_i, p_i$
 - 2 D_{gate} for $g_i, p_i \rightarrow G_i, P_i$
 - 2 D_{gate} for $G_i, P_i \rightarrow C_i$
 - 2 D_{gate} for $C_i \rightarrow C_i$
 - 1 D_{gate} for $c_i \rightarrow S_i$




Check Yourself

- What is the relative performance of a ripple carry 8-bit add vs. a 64-bit add using carry look-ahead logic?
 - A 64-bit carry-lookahead adder is faster
 - They are about the same speed, since 64-bit adds need more levels of logic in the 16-bit adder
 - 8-bit adds are faster than 64 bits, even with carry look-ahead

Carry-Select Adders


- K stages of n/K bit ripple carry adders can be used to add n-bit numbers
- The numbers are added twice in each stage
 - One time assuming carry-in is zero
 - Other time assuming the carry-in is one
- The correct sum and carry-out is selected by a multiplexer, when the correct carry-in is known

Building Block






Uniform-Sized Adder





Variable-Sized Adder






Analysis (n-bit k-stage CSA)

o Cost:

- Full Adders: n/K×(2K-1)
- Mux: (K-1)(n/K+1)
- Critical Path Delay:
 - $n/K \times D_{FA} + (K-1) \times D_{MUX}$






Outlines


- o Shift
- o Addition/Subtraction
 - Ripple-Carry Adders
 - Carry Look-ahead Adders
 - Carry-Select Adders
- Multiplication
 - Shift-Add Multiplier
 - Combinational Multiplier
 - Carry-Save Adder Multiplier
- o Division
- Floating Point
 - Representation
 - Arithmetic



Multiplication Approach (1st ver)




Length of product is the sum of operand lengths






Multiplication Algorithm (1st ver)






Multiplication (2nd ver)






Combinational Multiplier






Combinational Multiplier (tree-form)






Addition of Multiple Numbers

Traditional Approach









Addition of Multiple Numbers

Applying Carry Save Adders





Carry-Save Adder Multiplier






Outlines

- o Shift
- o Addition/Subtraction
 - Ripple-Carry Adders
 - Carry Look-ahead Adders
 - Carry-Select Adders
- Multiplication
 - Shift-Add Multiplier
 - Combinational Multiplier
 - Carry-Save Adder Multiplier
- Division
- Floating Point
 - Representation
 - Arithmetic




Division





 $Dividend = Quotient \times Divisor + Remainder$ |Remainder| < |Divisor|



Division Algorithm










Division Algorithm (improved)



The Divisor register, ALU, and Quotient register are all 32 bits wide.


The ALU and Divisor registers are halved and the remainder is shifted left.

The Quotient register is combined with the right half of the Remainder register.

The Remainder register should really be 65 bits to make sure the carry out of the adder is not lost.



Multiplication vs. Division





Signed Division

- Divide using absolute values, considering:
 - Dividend = Quotient × Divisor + Remainder
- Adjust sign of quotient and remainder as required
 - no change in the absolute value of quotient
 - the dividend and remainder must have the same signs
 - e.g., divide ± 7 by ± 2



Spring 2024

Fallacy

- Just as a left shift instruction can replace an integer multiply by a power of 2, a right shift is the same as an integer division by a power of 2
 - Only true for unsigned integers
 - Even with arithmetic right shift
 - eg, try to shift right -5 twice

Spring 2024


Outlines

- o Shift
- Addition/Subtraction
 - Ripple-Carry Adders
 - Carry Look-ahead Adders
 - Carry-Select Adders
- Multiplication
 - Shift-Add Multiplier
 - Combinational Multiplier
 - Carry-Save Adder Multiplier
- o Division
- Floating Point
 - Representation
 - Arithmetic



Real Numbers

- O Numbers with Fractions:
 - o 3.14159...
 - 0 2.17
 - 0.000001
 - \circ 12.5 × 10⁻¹²
 - \circ 1.43 × 10⁺¹²



- Representation in computers:
 - Fixed point
 - Floating point

Fixed-Point Representation

A real Example:

- $d_{23}d_{22}...d_1d_0$ $f_{-1}f_{-2}f_{-3}f_{-4}f_{-5}f_{-6}f_{-7}f_{-8}$
- 24-bit: integer bits
- 8-bit: fraction bits

Application

- Used in CPUs with no floating-point unit
 - Embedded microprocessors and microcontrollers
- Digital Signal Processing (DSP) applications



- Consider 5-Bit Representation
 - $d_2d_1d_0.f_{-1}f_{-2}$
 - $(d_2 \times -2^2) + (d_1 \times 2^1) + (d_0 \times 2^0) + (f_{-1} \times 2^{-1}) + (f_{-2} \times 2^{-2})$
- o Largest positive number?
- Smallest positive number?
- Largest magnitude negative number?
- Smallest magnitude negative number?

o Arithmetic:

out of range (overflow)

out of range

(underflow)

- \bullet 011.11 + 011.11 = 111.10
- \bullet 010.10 \times 000.10 = 000001.0100
- \bullet 000.01 \times 000.01 = 000000.0001
- \bullet 011.01 \times 011.01 = ?



Spring 2024

o Arithmetic:

out of range (overflow)

out of range

(underflow)

- 011.11 + 011.11 = 111.10
- \bullet 010.10 \times 000.10 = 000001.0100
- \bullet 000.01 \times 000.01 = 000000.0001
- \bullet 011.01 × 011.01 = 001010.1001

Both overflow & underflow



Pros

- Simple hardware
- Fast computation
- Different precisions at different applications

50

24bits/8bits, 18bits/12bits, 8bits/24bits


⊗ Cons

- Low precision
- Small range



Spring 2024


Scientific Notation (Decimal)



- O Normalized Form:
 - Exactly one non-zero digit to left of decimal point
- Alternatives to representing 0.000000012:
 - Normalized: 1.2 x 10⁻⁹
 - Not normalized: 0.12 x 10⁻⁸, 12.0 x 10⁻¹⁰



Normalized Scientific Notation (Binary)





Floating-Point Notation

- Floating Point Notation Consists of:
 - Fraction (F): 23 bits
 - Exponent (E): 8 bits
 - Fraction Sign bit (S)
 - Also called, single precision floating-point

$$\circ$$
 N = (-1)^S × (1+F) × 2^E

31	30		24	23	22	21		1	0
5	Exponent					Fr	acti	on	



Floating-Point Notation (cont.)

- Pros (compared to fixed-point)
 - Very Wide Range
 - More precision bits
- Cons (compared to fixed-point)
 - Arithmetic operation more complicated
 - HW more complicated

31	30		24	23	22	21		1	0
5	E	Exponent				Fr	acti	on	



Spring 2024

Floating-Point Notation (cont.)

$$\circ$$
 N = $(-1)^{S} \times (1 + F) \times 2^{E}$

- Precision versus Range
 - More precision smaller range?
 - Wider range → less precision?
- True for fixed-point
 - Not necessarily correct for floating point





Floating-Point Notation (cont.)


- Overflow:
 - Exponent too large to fit in "Exponent" field
- O Underflow:
 - Non-zero fraction so small to represent
 - Negative exponent too large to fit

31	30		24	23	22	21		1	0
5	E	Exponent				Fr	acti	on	



IEEE 754 Floating Point Standard

- There are many reasonable ways to represent floating-point numbers
- For many years, computer manufacturers used incompatible floating-point formats
- Results from one computer could not directly be interpreted by another computer.
- The Institute of Electrical and Electronics Engineers solved this problem by defining the IEEE 754 floating point standard in 1985 defining floating-point numbers



This floating-point format is now almost universally used

IEEE 754 - Single Precision

- Signed-magnitude notation for mantissa
- Biased (Excess 2ⁿ⁻¹-1) notation for exponent
- \circ E_{min}=00000001

31	30		24	23	22	21		1	0
5	E	Ехро	nen	t		Fr	acti	on	

$$\circ$$
 E_{max}=11111110

$$N = (-1)^S * (1 + F) * 2^{E-bias}$$

58

- E=00000000 reserved for zero
- E=111111111 reserved for infinity & NaN
- Smallest positive no: 1.17549435 E-38
- Largest positive no: 3.4028235 E38



Spring 2024

IEEE 754 - Double Precision

- Two words long (64 bits)
- Reduced chances of overflow/underflow
- Format
 - Sign bit (S)
 - Fraction (F): 52 bits
 - Exponent (E): 11 bits
- A bias of 1023 in Exponential part



More on IEEE 754 Standard

- Single precision (32bits)/Double precision (64bits)
- Normalized/ Denormalized forms
- Standard definitions for zero, infinity, NaN
- O Check: https://www.h-schmidt.net/FloatConverter/IEEE754.html

Single precision		Double p	precision	Object represented		
Exponent	Fraction	Exponent	Fraction			
0	0	0	0	0		
0	Nonzero	0	Nonzero	± denormalized number		
1-254	Anything	1-2046	Anything	± floating-point number		
255	0	2047	0	± infinity		
255	Nonzero	2047	Nonzero	NaN (Not a Number)		

Denormalized Forms

- An attempt to squeeze every last bit of precision from a floating-point operation
- The smallest positive single precision normalized no:
- The smallest single precision denormalized no:
 - $0.0000000000000000000001 \times 2^{-126} = 1.0 \times 2^{-149}$

31	30		24	23	22	21		1	0
5	E	Exponent				Fr	acti	on	

Floating-Point Addition

- Align binary points
 - Shift number with smaller exponent (why?)
- Add significands
- Normalize result & check for over/underflow
- Round and renormalize if necessary



Example


- Consider 0.5 + (-0.4375)
 - $1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2}$
- Align binary points (Shift number with smaller exponent)
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$
- Add significands
 - $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$
- Normalize result & check for over/underflow
 - $1.000_2 \times 2^{-4}$, with no over/underflow
- Round and renormalize if necessary
 - $1.000_2 \times 2^{-4}$ (no change) = 0.0625



FP Adder Hardware

- Much more complex than integer adder
- Doing it in one clock cycle takes too long
 - Much longer than integer operations
 - Slower clock would penalize all instructions
- FP adder usually takes several cycles
 - Can be pipelined







Floating-Point Multiplication

- Add exponents
 - For biased exponents, subtract bias from sum
- Multiply significands
- Normalize result & check for over/underflow
- Round and renormalize if necessary
- 5 Determine sign of result from signs of operands

Example

- Consider 0.5 × (-0.4375)
 - $1.000_2 \times 2^{-1} \times -1.110_2 \times 2^{-2}$
- Add exponents
 - Biased: (-1+127) + (-2+127) = -3+254-127 = -3+127
- Multiply significands
 - $1.000_2 \times 1.110_2 = 1.110_2 \implies 1.110_2 \times 2^{-3}$
- Normalize result & check for over/underflow
 - $1.110_2 \times 2^{-3}$, with no over/underflow
- Round and renormalize if necessary
 - $1.110_2 \times 2^{-3} = 0.21875$
- 5 Determine sign of result from signs of operands
 - $-1.1102 \times 2^{-3} = -0.21875$



Spring 2024

FP Arithmetic Hardware

- FP multiplier is of similar complexity to FP adder
 - Uses a multiplier for significands instead of adder
- FP arithmetic hardware usually does
 - Addition, subtraction, multiplication, division, reciprocal, square-root, FP ↔ integer conversion
- Operations usually takes several cycles
 - Can be pipelined



Concluding Remarks

- Bits have no inherent meaning
 - Interpretation depends on the operations applied
- Computer representations of numbers
 - Finite range and precision
 - Need to account for this in programs
- Bounded range and precision
 - Operations can overflow and underflow



Spring 2024