
# معماری کامپیوتر


فصل یک مقدمہ



# Computer Architecture

Chapter One

Introduction



## **Copyright Notice**

Parts (text & figures of this lecture are adopted from:

- M. M. Mano, C. R. Kime & T. Martin, "Logic & Computer Design Fundamentals", 5<sup>th</sup> Ed., Pearson, 2015
- D. Patterson, J. Henessy, "Computer Organization & Design, The Hardware/Software Interface, MIPS Edition", 6<sup>th</sup> Ed., MK Publishing, 2020
- A. Tanenbaum, "Structured Computer Organization", 5<sup>th</sup>
   Ed., Pearson, 2006



Spring 2024


#### Learned So Far

- Logic Design
  - Combinational & Sequential Circuit Design
- Computer Structure & Language
  - Computer Organization Overview
  - Instruction Set Architecture (ISA)
  - Assembly Language
  - Arithmetic Operations
  - Number Representation




## **Computer System**

A computer system consists of hardware & software that are combined to provide a tool to solve problems (with best performance)






## Computer System Abstraction






## **Computer Organization**





# **CPU Organization**

The data path of a typical von Neumann machine






## **Data Path Cycle**

The process of running two operands through the ALU and storing the result

- the heart of most CPUs
- defines what the machine can do
- The faster the data path cycle is, the machine runs faster
- Modern computers have
  - multiple ALUs operating in parallel and/ or
  - specialized ALUs for different functions





Spring 2024

## **Stored Program Concept**

Both instructions and data are represented as a series of 0's and 1's (numbers) & stored in a linear memory array

#### Von Neumann Model

#### Instruction Execution Steps

- Fetch Decode Execute Cycle:
  - Next instruction is fetched from memory
  - Program counter is incremented
  - Instruction is decoded
  - Operands are located and obtained
  - Instruction is executed
  - 6. Results are stored in memory
  - Control returns to step 1



ng 2024 11

# Eight Design Ideas

- Design for Moore's Law
- Use abstraction to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy




# Instruction Set Architecture (ISA)

- How the machine appears to a machine language programmer
- What a compiler outputs
  - ignoring operating-system calls & symbolic assembly language



- Memory Model
- Registers
- Available data types
- Available instructions



## **Key ISA Decisions**

- o Instruction length?
- O How many registers?
- O Where operands reside?
- Which instructions can access memory?
- O Instruction format?
- Operand format?
  - How many? How big?



#### **ISA Classes**



ADD R1,A,B ADD R2,C,D MOV X,R1,R2 MOV R1,A ADD R1,B MOV R2,C ADD R2,D MUL R1,R2 MOV X,R1




PUSH A
PUSH B
ADD

PUSH C

ADD MUL POP X Accumulator \_

LOAD A
ADD B
STORE T
LOAD C
ADD D
MUL D
STORE X





R1,A LOAD R2,B LOAD LOAD R3,C LOAD R4,D R1,R1,R2 ADD R3,R3,R4 ADD R1,R1,R3 MUL STORE R1



## Addressing Modes

- No address field in the instruction:
  - Implied Addressing: Operand is an implied register
  - Immediate Addressing: Operand is a constant value named in the instruction
- Register Addressing:
  - Direct: Operand is in a register named in the instruction
  - Indirect, autodec/inc: Operand address is in a register named in the instruction
- Memory Addressing:
  - Direct: Operand is in the memory, its address is in the instruction
  - Indirect: Operand is in the memory, the address of its address is in the instruction
- Register & Memory Addressing:
  - Relative Addressing: Effective address = (PC) + constant
  - Base Register Addressing: Effective address = (a base reg) + constant
  - Indexed Addressing: Effective address = (an index reg) + constant



## **Typical Instruction Set**

- Arithmetic
- Logical
- Data Transfer
  - CPU ← Memory
  - CPU ↔ I/O
- Control
  - Conditional branch
  - Unconditional branch



#### RISC vs. CISC

- Complex Instruction Set Architecture
  - A large variety of instructions
- Reduced Instruction Set Architecture
  - Limited number of common instructions
- Hybrid Solution
  - RISC core & CISC interface
  - Taking advantage of both architectures

## Modern (RISC) Design Principles

- Instructions should directly be executed by hardware
  - no or very rare interpretation by microinstructions
- Maximize the rate at which instructions are issued
  - by means of instruction level parallelism
- Instructions should be easy to decode
  - regular, fixed length, small number of fields
- Only loads and stores should reference memory
- Plenty of registers



#### **Outlines**

- Computer System
  - Computer System Abstraction
  - Computer System Organization
    - CPU Organization
      - Data Path Cycle
      - Stored Program Concept
      - Instruction Execution Steps
  - Computer System Organization (Eight Design Ideas)
- Instruction Set Architecture (ISA)
  - Key ISA Decisions
  - ISA Classes
  - Addressing Modes
  - Typical ISA
  - RISC vs CISC

