A9125
Layout Guideline

Ver. 0.8

DMP Confidential

Modify	Date (mm/dd/yy)	Version	Description
Mango	05/01/12	0.1	Initial Release
Mango	05/14/12	0.2	Add Power Sequence and SATA/PCIe Clock Source
Joe Yen	07/09/12	0.3	1. Modify power sequence for 1.2V and 1.8V 2. Power off sequence 3. Add crystal recommend
Joe Yen	10/30/2012	0.4	1. Modify the ball pin for the TX VSS of Ethernet.
Joe Yen	12/21/2012	0.5	1. Add 14.31818Mhz Crystal recommend 2. Add RXC pull down reference circuit. 3. Add the reference circuit of level shift for VGA port.
Jackie Yang	07/30/2013	0.6	1. Add PCIe and SATA guideline when PCIe and SATA interface unused 2. Add high speed signal guideline when high speed signal connect to other board by board to board connector. 3. Add PCIe external clock generator guideline
Mango	24/12/2013	0.7	1. Add USB port power source notice. 2. Add 14.318MHz power on sequence. 3.Add SATA,PCIe,USB,Ethernet,Clock PLL,DVO power layout guideline.
Mango	25/12/2013	0.8	1.Add USB and Ethernet ESD layout guideline 2.Clock generator recommend list

Overview

1.1. General Description

The following document provides some technical data that describe layout guideline of A9125. The main purpose of this document was to provide A9125 with high quality signal for system reliable operation.

1.2. IDE bus Layout Guideline


Matches trace length of IOR- and IORDY within 100mil. Matches trace length of IOR-/IORDY and D0~D15 within 400mil. Control the trace length of IDE interface within 6 inch. Routing signals of IDE with 5mil trace width and keep minimum 10mil space. We recommend to buffer DASP- signal to driver LED to reduce EMI issue. The pull up and pull down is required for interface on host side as follows:

1. The DMARQ needs a 5.6k ohm pull down resistor.
2. The IORDY needs a 4.7k ohm pull up resistor.
3. The INTRQ needs a 10k ohm pull down resistor.
4. The CSEL connect to ground.
5. DASP- needs a 100k ohm pull up resistor if buffer the signal to driver LED.

The series termination required for the interface on host side as follows:

1. The IOR-, IOW- and DMACK- need a 22ohm series termination resistor.
2. The CS0-, CS1-, DA0~2, D0~15 and RESET- need a 33ohm series termination resistor.
3. The DMARQ, INTRQ and IORDY need an 82ohm series termination resistor.

The topology for series termination with pull up or pull down is as follows:




Place all series termination near IDE connector.

Confidential

1.3. Ethernet PHY Layout Guideline

RXC and RXDV must be pull down for normal operation . The recommend reference circuit is as follows for the pull down scheme.




Please supply all of Ethernet powers and to power down the internal Ethernet by register if the internal Ethernet is not used. Place termination resistor near IC side. Route differential pair of Ethernet PHY with 4.5mil traces width and 5mil space between TXP (RXP) and TXN (RXN), keep minimum 30 mils space for other traces to reduce crosstalk and EMI as possible. Keep the analog signals away from digital signals. Place resistor of ISET near A9125 at least with trace width of 20mil. Place Transform near RJ45 connector and place termination resistor near IC side.

Pin A11 (AFE_TXVSSA) is the ground pin of transmitter; it can't share via with other analog ground pins. It can't through bead connect to system ground. Strong suggestion connection to clear system ground directly.

It is importance for the layout of transformer's central tap. Due to our PHY support auto MDI/MDIX. Add the bypass capacitor of central tap for transmit path and receiver path with ground via near transmit and receiver pins of transformer respectively. The figure is as follows:


DMP Confidential



Ethernet's Layout guideline

The LAN transformer selection guide is as follow:

Select the LAN transformer with common chock on the PHY side to enhance EMI's performance.



1.4. USB PHY Layout Guideline


Route differential pair of USB PHY with 5mil traces width and 5mil space between DP and DN, keep minimum 30 mils space for other traces to reduce crosstalk and EMI as possible. Keep the analog signals away from digital signals. Place the resistor of ISET near A9125 at least with trace width of 20mil. Place common chock near connector if present.

1.5. PLL layout Guideline

A clear power supply is importance for PLL in high performance CPU. DMP recommend a filter technology to

DMP confidential

reduce jitter as follows:



Rely on A9125 IC side the second layer must be the ground layer.


1.6. SD Card Interface Layout Guideline

Route traces length of SD Card Interface within 1000mil.

1.7. SATA and PCI EXPRESS Interface Layout Guideline

1. The characteristics impedance of transmission lines must be 100 ohm +/- 10% for differential mode and maximum 35 ohm for common mode of S-ATA and PCIe connection in principle. For appropriate characteristics impedance, the strip line or microstrip line structure must be used. Selection of strip line or microstrip line should be examined on a case-by-case basis according to package (socket), pin count and macro count.

DMP Confidential




Differential lines structures

2. SATA RX and SATA PLL can common power but, SATA TX power is absolutely not in front of two shared power.

DMP Confidential

1.8. SATA and PCIe CLOCK SOURCE



The PCIe clock source

1. **external clock GEN 100MHz**

The Pcie Device Clock source

1. **external clock GEN 100MHz**

The SATA clock source

1. **PCIe clock 100MHz/2(External Clock GEN)**

1.9. 1G bytes DDR2 Layout Guideline

According to the below-mentioned guideline, some constraints were appended as follows:

1. Control the impedance of trace between 55 and 60 ohm.
2. Control the trace length of DQS/DQS# between 1700 and 2000 mil.
3. Control the trace length of DQ/DQM is shorter than DQS/DQS# between 0 and 700 mil.
4. The damping resistor is 10 ohm for data bus.
5. The damping resistor is 0 ohm for address, command and clock bus.
6. The termination resistor is 100 ohm for clock bus and the location is at the first branch for A9125 to DDR2.
7. Control the trace length of CLKP/CLKN is longer than DQS/DQS# between 0 and 300 mil

1.10. DDR2 Interface layout Guideline


More attention must be paid to high speed rule for board layout and bus loading to make sure that short clock cycle time can be met without noise, ringing, crosstalk power or ground bounce. To provide a good return path and limit above noise on the DDR interface, all system memory signals should reference a single contiguous plane as possible.

The recommendation layout guideline for a DDR device is as follows:

1. In order to attain highest speed as possible. We suggest the signals of DQS/DQS#, DQM and DQ only a loading preference. Please connect with DMP if the signals of DQS/DQS#, DQM and DQ need to load more than one.
2. The DDR clock is differential signal that need a 100 ohm differential terminal resistor near DDR side for a DDR configuration or on split point for two DDRs configuration, and keep the trace length under 0.2 inch from split point to respective DDR. Reserve location of two 33ohm damping resistors near CPU side for low power application. The two trace width is 4.5 mil and space 5mil to get near 100ohm differential impedance, and keep minimum 15 mils space for other traces to reduce crosstalk as possible. The trace length of two differential signals must be match within 10mil. The category signals were routed within 1.4 inch.
3. Routing each signals of byte lane on same layer with same via count. Control the number of via within 2. The mismatch of trace length must be within 20mil for each signals of byte lane. The high byte lane is DQS1/DQS1#, DQM1 and DQ8~DQ9 and the low byte lane is DQS0/DQS0#, DQM0 and DQ0~DQ7 respective. Place a damping resistor on middle of each signal to trade off the timing of read and write for low power with ODT off. The DQS/DQS# is differential signal that they were routed differential with 4.5mil trace width and 5mil space between DQS and DQS#, keep minimum 15 mils space for other traces to reduce crosstalk as possible. The other signals were routed 5mil trace width and keep minimum 10mil space between signals to reduce crosstalk and control impedance of trace. The high byte lane and low byte lane must be matching within 0.2 inch. The category signals were routed within 1.2 inch. It is importance to match the differential signals of DQS and DQS# within 10mil.

DMP Confidential

4. Routing signal of command and address with a 33ohm damping resistor near CPU side. The technology of VTT terminal was prohibited since the address pins of DMP support bootstrap function. The category signals were routed 5mil trace width with minimum 10mil space between signals to reduce crosstalk and control impedance of trace. The signals of command and address must be matching within 0.1 inch. The category signals were routed within 1.5 inch.
5. To provide a good return path, all system memory signals should reference a single contiguous plane as possible.
6. DDR memory signal trace edges must be at least 4 times (20 mils) trace width from any non-DDR memory signal trace edge.
7. Routing trace near edge of the reference plane should keep minimum 5 times trace width from edge of signal trace to edge of the reference plane.
8. The signals of address and command must be following Balanced-T routing rule for the application of two DDR devices.
9. The generation of Vref is critical. It must be follow the variance of VDDQ. We are suggestion to generate the reference from VDDQ by two 499ohm divide resistors with parallel 0.1uf X7R type bypass capacitor for each resistor. Place the divide resistors and bypass capacitor on quiet area. Also place a 0.1uf X7R type bypass capacitor on Vref pin of each device.
10. The circuit of Vref is as follows:




11. Routing Vref as short as possible with minimum 30mil trace width and at least 30mil space from other signal.
12. Matching trace length by serpentine line of “S” pattern. Make sure at least 5 times the distance of the trace to reference layer between line segments of “S” that parallel for the application of microstrip.
13. We are suggestion placed a bypass capacitor near vias every 4 to 5 vias for signal transition reference plane.
14. Place the resistors of bootstrap within 0.2 inch the pins of DDR2 device.


DMP Confidential

1.11. Analog area Layout Guideline

Avoid any digital signal cross the area. The constraint area for A9125 is as follows:




The constraint area for A9125 is as follows:




1.12. PCB Stack up

The recommendation PCB stack up is as follows for 4 layers PCB:



The recommendation PCB stack up is as follows for 6 layers PCB:



1.13. Bypass Capacitor scheme


The role of the bypass capacitor is to decouple the power supply bus from the IC. Bypass a power bus from the device internal noise requires capacitor with very low inductance. The objective is to eliminate the effects of the power bus inductance and resistance so that transient currents flowing across the power bus do not cause excessive noise at the power and ground pins of the IC. Therefore, the bypass capacitor should have low effective

DMP Confidential

series resistance (ESR) and series inductance (ESL) while having a large enough capacitance value to supply current to the IC during switching.


The recommendation bypass scheme for the large surge current is as follows:

1. It is recommended that at least a via per power pin for SDRAM memory interface
2. It is recommended that multiple vias per bypass capacitor to further reduce inductance.
3. It is recommended that X7R or X5R type and 0402 size capacitor for bypass.
4. It is recommended that a 47uf bulk capacitor for the interface.
5. The land pattern of bypass capacitor is as follows:



1.14. Suggestion Via for DDR2 and A9125

In order to minimum the series inductance, ground and power via should be maximized as possible. We are suggestion on DDR deice that via is at least 18 mil pads with 10mil drilling size. We are also suggestion on A9125 device that via is at least 20 mil pads with 10mil drilling size. The via pattern connect to power/ground plan is as follows:




DMP Confidential

1.15. POWER UP SEQUENCE WAVEFORM

C1→ 1.0V C2→1.8V C3→1.2V C4→3.3V

1.0V standby in advance of 1.2V/1.8V 9ms

1.8V/1.2V standby in advance of 3.3V 14ms



1.16. POWER OFF SEQUENCE WAVEFORM


The Power off sequence is in the reverse order as power up.

1.17. Crystal recommend

The recommend specification of 32.768KHz crystal is as follows:

1. The product must meet RoHS Directives.
2. Aurum Part Number : XF66M400003290
3. Holder Type : FORK-2060
4. Center Frequency : 32.768 KHz
5. Frequency Tolerance (at 25+/-3 deg.C) : +/- 20 ppm max.
6. Frequency Stability : -0.036+/-0.006 ppm/deg.C^2
(over operating temperature)
7. Operating Temperature : -10 ~ 70 deg.C
8. Storage Temperature : -40 ~ 85 deg.C
9. Equivalent resistance(ESR) : 35k Ohm max.
10. Load Capacitance (CL) : 9.0 +/-0.1 pF
11. Shunt capacitance (C0) : 1.7 pF typ.
12. Capacitance ration : 550 typ.
13. Drive Level (DL) : 1.0 uW typ.
14. Insulation resistance : 500M ohm min. at D.C 100V

The recommend circuit of 32.768KHz crystal is as follows:



The parasitical capacitance of 5mil PCB trace width on outer layer is about 1.1835pF/cm for 3.8mil P.P reference to shield layer.

The total capacitance of CL1+x*1.1835+3=CL1_total

Where x is trace length crystal pin to Xout pin of A9125.

The total capacitance of CL2+y*1.1835+3=CL2_total

Where y is trace length crystal pin to Xin pin of A9125.

CL=CL1_total*CL2_total/(CL1_total+CL2_total)

DMP Co

CL is the load capacitance of crystal.

The recommend specification of 14.318MHz crystal is as follows:


PACKAGE : L50 (5.0 x 3.2 x 1.3) mm

ITTI PART NO. : 1300712-14.31818MHz

ELECTRICAL CHARACTERISTICS :

Parameter	Symbol	Condition	Specification	Unit
1. Nominal Frequency	Fo	At 25°C	14.31818	MHz
2. Oscillation Mode	Fundamental			
3. Frequency Tolerance	ΔF/Fo	At 25°C	± 20	ppm
4. Tolerance Stability Over Temp. Range	Tc		± 20	ppm
5. Operating Temp. Range	Topr		-20 to +80	°C
6. Storage Temp. Range	Tstg		-40 to +85	°C
7. Load Capacitance	CL		12	pF
8. Equivalent Series Resistance	R1		60 max.	Ω
9. Drive Level	DL		100 max.	μW
10. Aging	Fa	At 25°C, Per Year	± 5 max.	ppm

The recommend circuit of 14.318MHz crystal is as follows:



The R1 is damping resistor to control the drive level under the crystal specification.

R1 of 470ohm is recommended for the 14.318MHz crystal.

The total capacitance of CL1+x*1.1835=CL1_total

Where x is trace length crystal pin to R1 pin of damping resistor

The total capacitance of CL2+y*1.1835+3=CL2_total


Where y is trace length crystal pin to Xin pin of A9125.

CL=CL1_total*CL2_total/(CL1_total+CL2_total)


CL is the load capacitance of crystal.

1.18. The reference circuit for VSyn and Hsyn of VGA

To drive traditional CRT monitor by our VGA port. We recommend adding level shift on the output of Hsyn, Vsyn and DDC channel.



DMP Confidential




1.19. Pins connection of PCIe and SATA interface if no need

1. For power interface of PCIe, connect power pin(pin B23,B25,D24,D26 and B27) to 1.2V,connect power pin(pin C25) to 3.3V. For PCIe Tx,Rx and clock interface, to leave unconnected for Tx and Rx pins of A22,B22,A24,B24,C27,D27,A26 and B26.To leave unconnected for clock pins of D22, D23, E24, E25, A19, B19, A17 and B17.
2. For power interface of SATA, connect power pin(pin W29,U29,R30) to 1.2V,connect power pin(pin P29) to 3.3V, For SATA Tx,Rx and clock interface, to leave unconnected for Tx and Rx pins of T29,T30,V29 and V30. To leave unconnected for clock pins of P30,N30,A20 and B20.

1.20. Pins connection define for high speed signal connect to other board by board to board connector

1. For high speed signal connector pin define, like as USB differential pairs , PCIe differential pairs and SATA control differential pairs and Ethernet differential pairs all these high speed signal, Below example pin definition is for high speed signals that were recommend to reduce crosstalk:



DMP Confidential

2. For the pin definition of high speed single end signal connector , like as clock signal, next pin should be defining to GND signal for shielding , otherwise , addition one GND signal each 4 single end signals to reduce crosstalk ,the pin definition of example connector as follows:


CON2
CON2X20

CLOCK	1	2	Single end1
GND	3	4	Single end2
Single end5	5	6	Single end3
Single end6	7	8	Single end4
Single end7	9	10	GND
Single end8	11	12	Single end9
GND	13	14	Single end10
Single end13	15	16	Single end11
Single end14	17	18	Single end12
Single end15	19	20	GND
Single end16	21	22	Single end17
GND	23	24	Single end18
	25	26	Single end19

1.21. PCIe External clock guideline

1. The external clock generator part number is **NCT1063Y-585** that we recommend. As follow pin out is specification of external clock generator:


PIN CONFIGURATION



2. Differential pairs of Clock generator, pin of 10/11 connect to A9125 pin of E25/E24 for PCIe internal PLL, and pin of 13/14 and 20/19 connect to PCIe device's differential input clock pair. The two trace width is 4.5 mil and space 5mil to get near 100ohm differential impedance, and keep minimum 30 mils space for other traces to reduce crosstalk as possible. The trace length of two differential signals must be match within 10mil. As follow

Confidential

circuit is specification of external clock generator that we recommend:



3. Clock generator recommend list.

Vendor	Part number
NUVOTON	NCT1063Y-585
IDT	ICS843751
SILEGO	SLG8SP585


1.22. USB Port Power Source Notice

To avoid USB device power low drop cause system power jitter noise, tuning up to 5.2V for USB port power source is recommend.

1.23. USB power layout Guideline

A clear power supply is importance for USB. DMP recommend a filter technology to reduce jitter as follows:

DMP Confidential




Minimum 30mils width of trace is preferable.

Rely on A9125 chip side the second layer must be the ground layer.

1.24. Clock PLL power layout Guideline

A clear power supply is importance for Clock PLL. DMP recommend a filter technology to reduce jitter as follows:





Minimum 30mils width of trace is preferable.

Rely on A9125 chip side the second layer must be the ground layer.

1.25. PCIe power layout Guideline

A clear power supply is importance for PCIe. DMP recommend a filter technology to reduce jitter as follows:







Minimum 30mils width of trace is preferable.


Rely on A9125 chip side the second layer must be the ground layer.

1.26. SATA power layout Guideline

A clear power supply is importance for SATA. DMP recommend a filter technology to reduce jitter as follows:








Minimum 30mils width of trace is preferable.

Rely on A9125 chip side the second layer must be the ground layer.

Confidential

1.27. Ethernet power layout Guideline

A clear power supply is importance for Ethernet. DMP recommend a filter technology to reduce jitter as follows:




Minimum 30mils width of trace is preferable.

Rely on A9125 chip side the second layer must be the ground layer.

dential

1.28. DVO power layout Guideline

A clear power supply is importance for DVO. DMP recommend a filter technology to reduce jitter as follows:




Minimum 30mils width of trace is preferable.

Rely on A9125 chip side the second layer must be the ground layer.

1.29. Ethernet ESD layout Guideline

To avoid high voltage pulse cause Ethernet fail issue , place TVS protect component for ESD solution, and TVS protect circuit have to use 2 high-speed I/O lines specification of TVS for each TXP/N and RXP/N differential pairs , can not use 4 high-speed I/O lines specification of TVS , both of TVS component place near by LAN Transformer as following:



1.30. USB ESD layout Guideline

To avoid high voltage pulse cause USB fail issue , place TVS protect component for ESD solution, and TVS protect circuit have to use 1 high-speed I/O lines specification of TVS for USBD+ and USBD- differential pairs , TVS component place near by USB Connector as following:

