

# INTEL COMPILER FOR SYSTEMC

Mikhail Moiseev, Leo Azarenkov


Silicon and Systems Prototyping Lab, Intel Labs

# Agenda

- Intel® Compiler for SystemC
  - Introduction
  - Main features
  - Tool architecture
  - Code examples
  - Evaluation
- SystemC assertion extension
- SingleSource communication library
- Conclusion

### Introduction

 Intel® Compiler for SystemC\* (ICSC) translates cycle accurate SystemC to synthesizable SystemVerilog



- Main goal is improving productivity of design and verification engineers
- Available under Apache License v2.0 with LLVM Exceptions <a href="https://github.com/intel/systemc-compiler">https://github.com/intel/systemc-compiler</a>

\*Other names and brands may be claimed as the property of others



## C++ and SystemC support

- ICSC uses SystemC 2.3.3, easy to switch to next
  - SystemC Synthesizable Standard supported except fixed/floating point
  - sc\_vector supported
- Modern C++ standard support
  - C++11, C++14, C++17
  - Some STL containers: std::vector, std::array, std::pair
- Dynamic design elaboration, no limitations on elaboration stage
  - Arbitrary C++ in module constructors
  - Load input data from file/database
  - Enables to design highly reusable IPs

### Fast and simple code translation


- ICSC does minimal optimizations, leaving others to logic synthesis tool
  - Constant propagation and dead code elimination
  - Used optimizations intended to generate better looking code
- ICSC works very fast
  - Elaboration takes several seconds.
  - Code translation a few tens of seconds
- ICSC uses CMake build system
  - Provides CMake function runs the tool for specified top module and parameters
  - No build script or configuration files required
  - No tool specific pragmas



### Human-readable generated Verilog

- ICSC generates SystemVerilog RTL which looks like SystemC source
  - Verilog variables have the same names everywhere it is possible
  - General structure of process/always block control flow is preserved
- Productivity advantages of human readable code
  - DRC and CDC bugs in generated Verilog can be quickly identified in input SystemC
  - Violated timing paths from ASIC logic synthesis tool can be easily mapped to input SystemC
- ECO fixes have little impact on generated Verilog

### Tool architecture



### Translation time results

Design name	Number of modules (instances)	Number of processes (instances)	Generated SV code, LoC	Translation time
Α	58 (308)	161 (711)	29181	6 sec
В	19 (252)	65 (811)	20724	81 sec
С	78 (581)	291 (1470)	53404	18 sec
D	15 (57)	41 (146)	4662	2 sec
E	167 (880)	765 (2713)	87622	21 sec
F	53 (161)	173 (523)	25715	7 sec
G	57 (157)	170 (400)	21061	5 sec

# Area and performance results ASIC

Design name	Intel Compiler for SystemC		Alternative implementation	
	Area	Freq MHz	Area	Freq MHz
А	4.2	761	3.9	752
В	26.7	694	23.4	686
С	91.5	400	81.2	377
D	169	763	158	769
E	20.9	769	19.6	771
F	70	1470	75	1420

# Area and performance results FPGA

Dosign name	Intel Compiler for SystemC		Alternative implementation	
Design name	Area Reg / LUT	Freq MHz	Area Reg / LUT	Freq MHz
А	2.4K / 10.2K	63	2.5K / 10.3K	62
В	54K / 145K	52	59K / 151K	53
С	15.7K / 46K	35	14.3K / 48K	25
D	547 / 1812	174	484 / 1823	172

## SystemC assertion extension

- Immediate assertions
  - SCT\_ASSERT (RHS, EVENT) in module scope
- Temporal assertions
  - SCT\_ASSERT (LHS, TIME, RHS, EVENT) in module scope
  - SCT\_ASSERT\_STABLE(LHS, TIME, RHS, EVENT); in module scope
  - SCT\_ASSERT\_ROSE(LHS, TIME, RHS, EVENT); in module scope
  - SCT ASSERT FELL(LHS, TIME, RHS, EVENT); in module scope
  - SCT\_ASSERT\_LOOP (LHS, TIME, RHS, EVENT, ITER) in loop body in thread process
- ICSC translates immediate and temporal assertions into equivalent SVA


### Assertion translation examples

```
static const unsigned N = 4;
sc clk in
                         clk{"clk"};
sc in<bool>
                       req{ "req"};
sc out<bool>
              resp{"resp"};
sc signal<sc uint<8>> d{"d"};
sc vector<sc signal<bool>> e{"e",N};
// In module scope
SCT ASSERT(req || !resp, clk.pos());
SCT ASSERT(req, (1), resp, clk.neq());
SCT ASSERT(req, (1,2), d.read() == N, clk);
SCT ASSERT(e[0], (3), e[1], clk);
// In some process function
for (int i = 0; i < N; ++i) {</pre>
  SCT ASSERT LOOP(e[i],(2),e[i],clk,i);
```


```
// In module scope
   assert property(@(posedge clk) 1 |-> reg || !resp);
   assert property(@(negedge clk) reg |=> resp);
   assert property(@(clk) req \mid - \rangle ##[1:2] d == 4);
   assert property(@(clk) e[0] |-> \##3, e[1]);
// In some always block sensitive to clk
for (integer i = 0; i < 4; ++i) begin
  assert property (e[i] |-> ##2 e[i]);
end
```

## Single Source Communication Library

- Single Source design flow uses the same SystemC code for
  - Digital design, SystemVerilog compatible with Intel ASIC/FPGA flow
  - Virtual platform, fast SystemC simulation model compatible with Simics




# Single Source Library




put\_if, get\_if, in\_if, inout\_if, mem\_if-functional interfaces

# Single Source use cases




# Initiator and target

#### Combinational connection



#### **Buffered** connection



#### Combinational connection

- For target which is always ready
- Optional registers for request
- Full throughput

#### Buffered connection


- Optional registers for request and ready
- Optional FIFO
- Protection from combinational loop
- Full throughput in every mode

### Initiator and target example

```
class A : sc module {
sct initiator<T> init{"init"};
A(const sc module name& name) {
    SC THREAD (prodProc); sensitive << init;</pre>
} }
class B : sc module {
sct target<T> targ{"targ"};
explicit B(const sc module name& name) {
    SC METHOD(consProc); sensitive << targ;</pre>
} }
class Top : sc module {
  A a{"a"}; B b{"b"};
   Top(const sc module name& name) {
      a.init.bind(b.targ); ...
```

```
void prodProc() {
    init.reset put();
    wait();
   while (true) {
       init.b put(produceValue());
        wait();
void consProc() {
    targ.reset get();
    if (targ.request()) {
        consumeValue(targ.get());
```

### **FIFO**



#### FIFO usages

- Inter-process communication inside of a module
- 2. Buffer for a process
- 3. Internal buffer for a target
- FIFO parameters
  - Size
  - Synchronous/combinational for request and ready paths

### FIFO example

```
sc in<bool>
                  clk{"clk"};
sc in<bool>
                 nrst{"nrst"};
sct fifo<T, 2>
               fifo{"fifo"};
explicit A(const sc module name& name) :
sc module(name) {
    fifo.clk_nrst(clk, nrst);
    SC_METHOD(producerProc);
    sensitive << fifo.PUT;
    SC METHOD (consumerProc);
    sensitive << fifo.GET;</pre>
```

```
void producerProc() {
    fifo.reset put();
    if (someCond && fifo.ready()) {
        T val = getSomeVal();
        fifo.put(val);
void consumerProc(){
    fifo.reset get();
    T val;
    if (fifo.get(val)) {
        doSomething(val);
```

### What else

- Design correctness checking
  - Array out-of-bound, Dangling/null pointer dereference, Data races, ...
- Blackbox/memory insertion
  - Write SystemVerilog code in SystemC module or include \*.sv/\*.v file
  - SystemVerilog module name can be specified for SystemC module or module instance
  - No module generation option to use external implementation
- Method process with latches supported

### How to install and run

- ICSC available under Apache License v2.0 with LLVM Exceptions
  - https://github.com/intel/systemc-compiler
- ICSC can be installed on Linux OS with C++17 compiler, cmake, git
- Install on Ubuntu 20.04 / 22.04 LTS
  - Clone the git repository <a href="https://github.com/intel/systemc-compiler">https://github.com/intel/systemc-compiler</a>
  - Set ICSC\_HOME environment variable to the clone folder
  - Run install script which download and install LLMV/Clang/Protobuf/SystemC
- Run the tool
  - Run setup script
  - Create cmake target for my design, template design and examples provided
  - Run cmake and ctest

### Conclusion

- Hardware design flow with ICSC differs from HLS tool flow
  - Lightweight source-to-source translation
  - Optimization works leaved for a logic synthesis tool
  - ICSC is used in multiple projects at Intel
- Efficient design and verification methodology
  - Immediate and temporal assertions synthesized to SVA
  - Increase abstraction level with SingleSource communication library
- Future plans
  - Migration to latest LLVM/Clang
  - Support of C++ classes as channel datatype
  - https://github.com/intel/systemc-compiler/issues



### Method process example

```
SC_CTOR(MyModule) {
    SC_METHOD(methodProc);
    sensitive << in << sig;
}

void methodProc() {
    bool b = in;
    if (sig != 0) {
        out = b;
    } else {
        out = 0;
    }
}</pre>
```

### Thread process example

```
CTOR (MyModule) {
    SC CTHREAD(thread1, clk.pos());
    async reset signal is(rst, false);
sc in<unsigned> a{"a"};
void thread1() {
   unsigned i = 0;
   while (true) {
      wait();
     unsigned b = i + 1;
      i = i + a.read() + b;
```

```
logic [31:0] a;
logic [31:0] i, next i; // Register variable
always comb begin
  logic [31:0] b; // Combinational variable
  next i = i;
  b = next i + 1;
  next i = next i + a + b;
end
always ff @(posedge clk or negedge rst) begin
   if (~rst) begin
       i <= 0;
end else begin
       i <= next i;
   end
end
```

### Thread process with multiple states example

```
CTOR (MyModule) {
    SC CTHREAD(thread2, clk.pos());
    async reset signal is(rst, false);
void thread2() {
   sc uint<8> x = 0;
   out.write(1);
                               // STATE 0
   wait();
   while (true) {
      sc uint<2> y = in.read();
      x = y + 1;
                              // STATE 1
      wait();
      out.write(x);
} }
```

```
logic[2:0] x, x next;
logic PROC STATE, PROC_STATE_next;
always comb simple thread;
function void simple thread;
   logic[1:0] y;
   data out next = data out;
   x next = x; PROC STATE next = PROC STATE;
   case (PROC STATE)
   0: begin
      y = data in; x next = y + 1;
      PROC STATE next = 1; return;
   end
  1: begin
      out = x next;
      y = in; x next = y + 1;
      PROC STATE next = 1; return;
      end
   endcase
endfunction
```

## Design template CMakeLists.txt

```
# Design template
project (mydesign)
# All synthesizable source files must be listed here (not in libraries)
add executable(mydesign example.cpp)
# Source directory
target include directories(mydesign PUBLIC $ENV{ICSC HOME}/examples/template)
# Add compilation options
# target compile definitions (mydesign PUBLIC -DMYOPTION)
# target compile options(mydesign PUBLIC -Wall)
# Add optional library, do not add SystemC library (it added by svc target)
#target link libraries(mydesign sometestbenchlibrary)
# svc target will create @mydesign sctool executable that runs code generation
# ELAB TOP parameter accepts hierarchical name of DUT
svc target(mydesign ELAB TOP tb.dut inst)
```

### Thread process with loop example

```
function void thread loop func;
    case (PROC STATE)
       0: begin
            i next = 0;
            k[i next] = n[i next] / m[i next];
            PROC STATE next = 1; return;
       end
       1: begin
            i next++;
            if (i next < 10)
            begin
               k[i next] = n[i next] / m[i next];
               PROC STATE next = 1; return;
            end
            PROC STATE next = 2; return;
        end
        2: ...
    endcase
endfunction
```

### Thread process with break example

```
function void thread break;
  case (PROC STATE)
   0: begin
      PROC STATE = 1; return;
  end
  1: begin
     if (!enabled) begin
         if (stop) begin
           // break begin
            readv = 0;
            PROC STATE = 1; return;
            // break end
         end
         PROC STATE = 2; return;
      end
      ready = 0;
      PROC STATE = 1; return;
   end
   2: ...
   endcase
endfunction
```

### Blackboxes

```
struct my register : sc module {
   std::string    SC TOOL VERILOG MOD [] = R"(
        module my register (
           input logic [31:0] din,
           output logic [31:0] dout
        );
        assign dout = din;
        endmodule)";
   SC CTOR (my register) {...} ...
// VERILOG INTRINSIC
module my register (
   input logic [31:0] din,
   output logic [31:0] dout
);
assign dout = din;
endmodule
```

## Method process with latches

```
#include "sct assert.h"
void cgProc() {
   if (!clk in) {
      enable = enable in;
   // To prevent error reporting for latch
   sct assert latch(enable);
void cgOutProc() {
   clk out = enable && clk in;
// Generated SystemVerilog
always latch begin : cgProc
   if (!clk in) begin
      enable <= enable in;</pre>
   end
end
```