

Sequential Circuit Latch & Introduction of SR Flip-flop

PRESENTED BY NABANITA DAS


Digital Circuits

- ▶ Combinational Circuits
 - ▶ The outputs depend only on the current input values
 - ▶ It uses only logic gates
- ▶ Sequential Circuits
 - ▶ The outputs depend on the current and past input values.
 - ▶ It uses logic gates and storage elements.
 - ▶ Sequential Logic circuits remember past inputs and past circuit state.
 - ▶ Outputs from the system are “fed back” as new inputs with gate delay and wire delay.
 - ▶ The storage elements are circuits that are capable of storing binary information: memory.

Sequential Circuits

Circuits that we
have learned so far

Information Storing
Circuits



Synchronous vs. Asynchronous


There are two types of sequential circuits:

- ▶ **Synchronous** sequential circuit: circuit output changes only at some discrete instants of time. This type of circuits achieves synchronization by using a timing signal called the *clock*.
 - Example: Flip-Flop are useful for **synchronous** sequential circuits.
- ▶ **Asynchronous** sequential circuit: circuit output can change at **any** time (clockless).
 - Example: **Latches** are useful for **asynchronous** sequential circuits.


Memory Devices

Latches A *latch* is a memory element whose excitation signals control the state of the device. A latch has two stages *set* and *reset*. *Set* stage sets the output to 1. *Reset* stage set the output to 0.

Flip-flops A *flip-flop* is a memory device that has clock signals control the state of the device.



Latch




Flip-flop

SR Latch

SR Latch

The SR latch is the basic memory element consists of two cross-coupled NOR gates. It has two input signals, **S** set signal and **R** reset signal. It also has two outputs Q and Q'; and two states, a set state when Q = 1 and a reset state when Q = 0 (Q' = 1)


S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0



S	R	Q
0	0	no change
0	1	0 reset
1	0	1 set
1	1	unstable

The SR Latch (NOR version)

- The SR (Set-Reset) Latch




- And its operation

S	R	Q	Q'	
1	0	1	0	Set Q
0	0	1	0	Hold
0	1	0	1	Clear
0	0	0	1	Hold
1	1	0	0	Undefined

S	R	Q
0	0	hold
0	1	0 reset
1	0	1 set
1	1	unstable

The SR Latch (NAND version)




(a) Logic diagram

\bar{S}	\bar{R}	Q	\bar{Q}	
0	1	1	0	Set state
1	1	1	0	
1	0	0	1	Reset state
1	1	0	1	
0	0	1	1	Undefined


(b) Function table

Timing Diagram of SR-Latch



SR Flip-Flop

- ▶ Flip-flop is a memory element which change its condition based on clock signal
- ▶ The flip-flops are constructed from latches.
- ▶ They are useful for **synchronous** sequential circuits.




(a) Logic diagram

C	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	Q = 0; Reset state
1	1	0	Q = 1; Set state
1	1	1	Undefined

(b) Function table

SR Flip-Flop



Case-1 $S=0, R=0$ and $CLK=0, CLK=1$ the flip-flop remains in its present state.

Case-2 $S=0, R=1$ and $CLK=1$

Let $Q_n=0$ & $\bar{Q}_n=1$

\therefore NAND1 = 1, NAND2 = 0

NAND3 input = 11 = 0 (Reset)

NAND4 = 00 = 1

$\therefore Q_{n+1}=0, \bar{Q}_{n+1}=1$

Let $Q_n=1$ & $\bar{Q}_n=0$
 NAND1 = 1, NAND2 = 0

NAND3 input = 11 = 0/p = 0

NAND4 input = 01 =
 output = 1 =

$\therefore Q_{n+1}=0, \bar{Q}_{n+1}=1$
 Again Reset.

Case-3 $S=1, R=0$ & $CLK=1$

Let $Q_n=0, \bar{Q}_n=1$

$\therefore NAND1=0, NAND2=1$

$NAND3 \text{ input} = 01 \rightarrow \text{output} = 1$

$NAND4 \text{ input} = 10, \text{output} = 1$

$\therefore Q_{n+1}=1, \bar{Q}_{n+1}=0$

Set state

Case-4 $S=1, R=1$ & $CLK=1$

Let $Q_n=0, \bar{Q}_n=1$

$\therefore NAND1=0, NAND2=0$

$NAND3 \text{ input} = 01, \text{output} = 1$

$NAND4 \text{ input} = 00=1, \text{output} = 1$

both Q_{n+1} & \bar{Q}_{n+1} in same state which is not possible.

Let $Q_n=1, \bar{Q}_n=0$

$\therefore NAND1=0, NAND2=1$

$NAND3 \text{ input} = 00 \rightarrow$

$NAND3 \text{ output} = 1 = \text{Set State}$

$NAND4 \text{ input} = 11 = 0$

$NAND4 \text{ output} = 11 = 0$

$Q_{n+1}=1, \bar{Q}_{n+1}=0$

$S=1, R=1$

Let $Q_n=1, \bar{Q}_n=0$

$\therefore NAND1=0, NAND2=0$

$NAND3 \text{ input} = 01 \rightarrow$


$NAND3 \text{ output} = 1$

$NAND4 \text{ input} = 01 = 1$


$NAND4 \text{ output} = 01 = 1$

Again Q_{n+1} & \bar{Q}_{n+1} are same.

State Transition Diagram of SR Flip Flop




State Diagram:



Function table

S	R	Q^+
0	0	Q
0	1	0
1	0	1
1	1	-




SR Flip-Flop

- Characteristic Table of an S-R Flip Flop.

Flip-flop inputs		Present output	Next output
S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

Now we will find out the characteristic equation of the S-R flip-flop from the characteristic table with the help of the Karnaugh map:-



From the Karnaugh map above we find the expression for Q_{n+1} as

$$Q_{n+1} = S + R'Q_n$$