
MEMORY HIERARCHY: CACHE MEMORY

COMPUTER ORGANIZATION (PCC- CS402)

DEPT. OF CSE/ITBENGAL INSTITUTE OF TECHNOLOGY, KOLKATA – 150



Memory Hierarch (continued)



Source: Null, Linda and Lobur, Julia (2003). *Computer Organization and Architecture* (p. 236). Sudbury, MA: Jones and Bartlett Publishers.

Mechanics of Technology

- The basic mechanics of creating memory directly affect the first three characteristics of the hierarchy:
 - Decreasing cost per bit
 - Increasing capacity
 - Increasing access time
- The fourth characteristic is met because of a principle known as locality of reference

Locality of Reference

Due to the nature of programming, instructions and data tend to cluster together (loops, subroutines, and data structures)

- Over a long period of time, clusters will change
- Over a short period, clusters will tend to be the same

Breaking Memory into Levels

- Assume a hypothetical system has two levels of memory
 - Level 2 should contain all instructions and data
 - Level 1 doesn't have room for everything, so when a new cluster is required, the cluster it replaces must be sent back to the level 2
- These principles can be applied to much more than just two levels
- If performance is based on amount of memory rather than speed, lower levels can be used to simulate larger sizes for higher levels, e.g., virtual memory


Hierarchy List

- Registers volatile
- L1 Cache volatile
- L2 Cache volatile
- CDRAM (main memory) cache volatile
- Main memory volatile
- Disk cache volatile
- Disk non-volatile
- Optical non-volatile
- Tape non-volatile

Cache

- What is it? A cache is a small amount of fast memory
- What makes small fast?
 - Simpler decoding logic
 - More expensive SRAM technology
 - Close proximity to processor Cache sits between normal main memory and CPU or it may be located on CPU chip or module

Cache (continued)



Cache operation – overview

- CPU requests contents of memory location
- Check cache for this data
- If present, get from cache (fast)
- If not present, one of two things happens:
 - read required block from main memory to cache then deliver from cache to CPU (cache physically between CPU and bus)
 - read required block from main memory to cache and simultaneously deliver to CPU (CPU and cache both receive data from the same data bus buffer)


Going Deeper with Principle of Locality

- Cache "misses" are unavoidable, i.e., every piece of data and code thing must be loaded at least once
- What does a processor do during a miss? It waits for the data to be loaded.
- Power consumption varies linearly with clock speed and the square of the voltage.
- Adjusting clock speed and voltage of processor has the potential to produce cubic (cubed root) power reductions

Cache Structure


- Cache includes tags to identify the address of the block of main memory contained in a line of the cache
- Each word in main memory has a unique n-bit address
- There are M=2ⁿ/K block of K words in main memory
- Cache contains C lines of K words each plus a tag uniquely identifying the block of K words

Cache Structure (continued)



Memory Divided into Blocks

Memory Address




Cache Design

- Size
- Mapping Function
- Replacement Algorithm
- Write Policy
- Block Size
- Number of Caches

Cache size

- Cost More cache is expensive
- Speed
 - More cache is faster (up to a point)
 - Larger decoding circuits slow up a cache
 - Algorithm is needed for mapping main memory addresses to lines in the cache. This takes more time than just a direct RAM

Typical Cache Organization



Mapping Functions

- A mapping function is the method used to locate a memory address within a cache
- It is used when copying a block from main memory to the cache and it is used again when trying to retrieve data from the cache
- There are three kinds of mapping functions
 - Direct
 - Associative
 - Set Associative

Cache Example

These notes use an example of a cache to illustrate each of the mapping functions. The characteristics of the cache used are:

- Size: 64 kByte
- Block size: 4 bytes i.e. the cache has 16k (2¹⁴)
 lines of 4 bytes
- Address bus: 24-bit– i.e., 16M bytes main memory divided into 4M 4 byte blocks

Direct Mapping Traits

- Each block of main memory maps to only one cache line –
 i.e. if a block is in cache, it will always be found in the
 same place
- Line number is calculated using the following function
 i = j modulo m

where

i = cache line number


j = main memory block number

m = number of lines in the cache

Direct Mapping Address Structure

Each main memory address can by divided into three fields

- Least Significant w bits identify unique word within a block
- Remaining bits (s) specify which block in memory. These are divided into two fields
 - Least significant r bits of these s bits identifies which line in the cache
 - Most significant s-r bits uniquely identifies the block within a line of the cache



Direct Mapping Address Structure (continued)

- Why are the r-bits used to identify which line in cache?
- More likely to have unique r bits than s-r bits based on principle of locality of reference

Direct Mapping Address Structure Example


Tag s-r	Line or slot r	Word w
8	14	2

- 24 bit address
- 2 bit word identifier (4 byte block)
- 22 bit block identifier
- 8 bit tag (=22–14)
- 14 bit slot or line
- No two blocks in the same line have the same tag
- Check contents of cache by finding line and comparing tag

Direct Mapping Cache Line Table

Cache line	Main Memory blocks held
0	0, m, 2m, 3m2 ^s –m
1	1, m+1, 2m+12 ^s -m+1
m-1	m-1, 2m-1, 3m-12 ^s -1

Direct Mapping Cache Organization



Direct Mapping Examples

What cache line number will the following addresses be stored to, and what will the minimum address and the maximum address of each block they are in be if we have a cache with 4K lines of 16 words to a block in a 256 Meg memory space (28-bit address)?

Tag s-r	Line or slot r	Word w
12	12	4

- a.) 9ABCDEF₁₆
- b.) 1234567₁₆

More Direct Mapping Examples

Assume that a portion of the tags in the cache in our example looks like the table below. Which of the following addresses are contained in the cache?

Tag (binary)	Line number (binary)	Add	lresses	wi/b	lock
		00	01	10	11
0101 0011	1000 1110 1110 10				
1110 1101	1000 1110 1110 11				
1010 1101	1000 1110 1111 00				
0110 1011	1000 1110 1111 01				
1011 0101	1000 1110 1111 10				
1111 0001	1000 1110 1111 11				

Direct Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line width = 2^w words or bytes
- Number of blocks in main memory = 2^{s+ w}/2^w = 2^s
- Number of lines in cache = m = 2^r
- Size of tag = (s r) bits

Direct Mapping pros & cons

- Simple
- Inexpensive
- Fixed location for given block –
 If a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high (thrashing)

Associative Mapping Traits


- A main memory block can load into any line of cache
- Memory address is interpreted as:
 - Least significant w bits = word position within block
 - Most significant s bits = tag used to identify which block is stored in a particular line of cache
- Every line's tag must be examined for a match
- Cache searching gets expensive and slower

Associative Mapping Address Structure Example

Tag – s bits	Word – w bits
(22 in example)	(2 in ex.)

- 22 bit tag stored with each 32 bit block of data
- Compare tag field with tag entry in cache to check for hit
- Least significant 2 bits of address identify which of the four 8 bit words is required from 32 bit data block

Fully Associative Cache Organization



Fully Associative Mapping Example

Assume that a portion of the tags in the cache in our example looks like the table below. Which of the following addresses are contained in the cache?

a.) 438EE8₁₆ b.) F18EFF₁₆ c.) 6B8EF3₁₆ d.) AD8EF3₁₆

Tag (binary)			Add	resses	wi/b	lock			
						00	01	10	11
0101	0011	1000	1110	1110	10				
1110	1101	1100	1001	1011	01				
1010	1101	1000	1110	1111	00				
0110	1011	1000	1110	1111	11				
1011	0101	0101	1001	0010	00				
1111	0001	1000	1110	1111	11				

Associative Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory = 2^{s+ w}/2^w = 2^s
- Number of lines in cache = undetermined
- Size of tag = s bits


Set Associative Mapping Traits

- Address length is s + w bits
- Cache is divided into a number of sets, $v = 2^d$
- k blocks/lines can be contained within each set
- k lines in a cache is called a k-way set associative mapping
- Number of lines in a cache = $v \cdot k = k \cdot 2^d$
- Size of tag = (s-d) bits

Set Associative Mapping Traits (continued)

- Hybrid of Direct and Associative
 k = 1, this is basically direct mapping
 v = 1, this is associative mapping
- Each set contains a number of lines, basically the number of lines divided by the number of sets
- A given block maps to any line within its specified set e.g. Block
 B can be in any line of set i.
- 2 lines per set is the most common organization.
 - Called 2 way associative mapping
 - A given block can be in one of 2 lines in only one specific set
 - Significant improvement over direct mapping

K-Way Set Associative Cache Organization



Bengal Institute of Technology, Kolkata-150

How does this affect our example?

- Let's go to two-way set associative mapping
- Divides the 16K lines into 8K sets
- This requires a 13 bit set number
- With 2 word bits, this leaves 9 bits for the tag
- Blocks beginning with the addresses 000000_{16} , 008000_{16} , 010000_{16} , 018000_{16} , 020000_{16} , 028000_{16} , etc. map to the same set, Set 0.
- Blocks beginning with the addresses 00000416, 008004 $_{16}$, 010004 $_{16}$, 018004 $_{16}$, 020004 $_{16}$, 028004 $_{16}$, etc. map to the same set, Set 1.

Set Associative Mapping Address Structure

Tag	Set	Word	
9 bits	13 bits	2 bits	

- Note that there is one more bit in the tag than for this same example using direct mapping.
- Therefore, it is 2-way set associative
- Use set field to determine cache set to look in
- Compare tag field to see if we have a hit

Set Associative Mapping Example

For each of the following addresses, answer the following questions based on a 2-way set associative cache with 4K lines, each line containing 16 words, with the main memory of size 256 Meg memory space (28-bit address):

- What cache set number will the block be stored to?
- What will their tag be?
- What will the minimum address and the maximum address of each block they are in be?
- 1. 9ABCDEF₁₆
- 2. 1234567₁₆

Tag s-r		Set s	Word w
13	11		4

Set Associative Mapping Summary

- Address length = (s + w) bits
- Number of addressable units = 2^{s+w} words or bytes
- Block size = line size = 2^w words or bytes
- Number of blocks in main memory = 2^{s+ w}/2^w = 2^s
- Number of lines in set = k
- Number of sets = v = 2^d
- Number of lines in cache = kv = k * 2^d
- Size of tag = (s d) bits

Replacement Algorithms

- There must be a method for selecting which line in the cache is going to be replaced when there's no room for a new line
- Hardware implemented algorithm (speed)
- Direct mapping
 - There is no need for a replacement algorithm with direct mapping
 - Each block only maps to one line
 - Replace that line

Associative & Set Associative Replacement Algorithms

- Least Recently used (LRU)
 - Replace the block that hasn't been touched in the longest period of time
 - Two way set associative simply uses a USE bit. When one block is referenced, its USE bit is set while its partner in the set is cleared
- First in first out (FIFO) replace block that has been in cache longest

Associative & Set Associative Replacement Algorithms (continued)

- Least frequently used (LFU) replace block which has had fewest hits
- Random only slightly lower performance than use-based algorithms LRU, FIFO, and LFU

Cache Write Policies

- Must not overwrite a cache block unless main memory is up to date
- Two main problems:
 - If cache is written to, main memory is invalid or if main memory is written to, cache is invalid – Can occur if I/O can address main memory directly
 - Multiple CPUs may have individual caches; once one cache is written to, all caches are invalid

Write through

- All writes go to main memory as well as cache
- Multiple CPUs can monitor main memory traffic to keep local (to CPU) cache up to date
- Lots of traffic
- Slows down writes

Write back

- Updates initially made in cache only
- Update bit for cache slot is set when update occurs
- If block is to be replaced, write to main memory only if update bit is set
- Other caches get out of sync
- I/O must access main memory through cache
- Research shows that 15% of memory references are writes

References

- Stallings W. Computer organization and architecture: designing for performance.
 Pearson Education India; 2003
- Mano, M. Morris. *Computer system architecture*. Prentice-Hall, Inc., 1993.