

Bank	VREFB	Pin Name/	Optional	Configuration	E144	M164	Q240	F256/	F484/	DOS for Y8/Y0 in	DQS for X8/X9 in	DQS for X8/X9 in	DOS for Y9/Y0 in	DQS for X16/X18 in	DOS for Y9/Y9 in	DQS for X16/X18 in	Notes (1), (2
lumber	Group	Function	Function(s)	Function	(4)	IVI 1 04	Q240	U256	U484	E144	M164	Q240	F256/U256	F256/U256	F484/U484	F484/U484	F484/U484
	o.oup		(0)		(- /			0200	0.0.			42.0	. 200/0200	. 200/0200			
31	VREFB1N0	VCCD_PLL3			1	B2	1	D4	F6								
31	VREFB1N0	GNDA3			2	B1	2	E5	F5								
31	VREFB1N0	VCCA3			3	A1	3	F5	G6								
31	VREFB1N0	Ю					4		H5								
31	VREFB1N0	Ю	DIFFIO_L1p				5		B2						DQ2L	DQ1L	DQ1L
31	VREFB1N0	Ю	DIFFIO_L1n				6		B1						DQ2L	DQ1L	DQ1L
31	VREFB1N0	VCCIO1					7										
31	VREFB1N0	Ю							G5								
31		GND					8										
31	VREFB1N0		DIFFIO_L2p	nRESET					E4						DQ2L	DQ1L	DQ1L
31	VREFB1N0	Ю	DIFFIO_L2n						E3						DQ2L	DQ1L	DQ1L
												DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,	DQS2L/CQ3L,
31	VREFB1N0	Ю	DIFFIO_L3p		4	C1	9	B1	C2			CDPCLK0	CDPCLK0	CDPCLK0	CDPCLK0	CDPCLK0	CDPCLK0
31	VREFB1N0				5		10										
1	VREFB1N0	Ю	DIFFIO_L3n						C1						DQ2L	DQ1L	DQ1L
1	VREFB1N0	GND					11										
31	VREFB1N0	Ю	DIFFIO_L4p					C2	D2						DQ2L	DQ1L	DQ1L
1	VREFB1N0	Ю	DIFFIO_L4n	DATA1, ASDO	6	D2	12	C1	D1								
1	VREFB1N0	10	VREFB1N0		7	D1	13	F3	H7								
1	VREFB1N0	Ю	DIFFIO_L5p		$ldsymbol{oxed}$				H6						DQ2L	DQ1L	DQ1L
1	VREFB1N0	Ю	DIFFIO_L5n						J6						DQ2L	DQ1L	DQ1L
1	VREFB1N0	Ю	DIFFIO_L6p	FLASH_nCE, nCSO	8	E1	14	D2	E2								
1	VREFB1N0	Ю	DIFFIO_L6n					D1	E1							DQ1L	DQ1L
1	VREFB1N0	Ю	DIFFIO_L7p						F2						DM2L	DM1L0/BWS#1L0	DM1L0/BWS#1L0
1	VREFB1N0	10	DIFFIO_L7n						F1						DQ0L	DQ1L	DQ1L
1	VREFB1N0	Ю	DIFFIO_L8p						G4								
1	VREFB1N0	Ю	DIFFIO_L8n						G3								
1	VREFB1N1	VCCIO1					15										
1	VREFB1N1	GND					16										
1	VREFB1N1	nSTATUS		nSTATUS	9	E2	17	F4	K6								
31	VREFB1N1	Ю	DIFFIO L9p				18		L8								
1	VREFB1N1	Ю	DIFFIO_L9n				1	G5	K8								1
31	VREFB1N1		DIFFIO L10p				19	F2	J7								1
31	VREFB1N1	10	DIFFIO L10n				20	F1	K7								
′'	VICEI DIN	10	DII 110_E1011		1	+	20		107	DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,	DQS0L/CQ1L,
31	VREFB1N1	Ю			10	F2	21	G2	.14	DPCLK0	DPCLK0	DPCLK0	DPCLK0	DPCLK0	DPCLK0	DPCLK0	DPCLK0
1	VREFB1N1	Ю	DIFFIO L11p		<u> </u>	f -			H2						DQ0L	DQ1L	DQ1L
1	VREFB1N1	10	DIFFIO L11n						H1						DQ0L	DQ1L	DQ1L
1	VREFB1N1	Ю	VREFB1N1		11	F1	22	G1	J3								
1	VREFB1N1	10	DIFFIO_L12p		1		1		J2						DQ0L	DQ1L	DQ1L
1	VREFB1N1	10	DIFFIO_L12n		1	+		+	J1						DQ0L	DQ1L	DQ1L
1	VREFB1N1	DCLK	DII 110_E12II	DCLK	12	F3	23	H1	K2						DQOL	DQIL	DQIL
1	VREFB1N1	IO		DATA0	13	G1	24	H2	K1								+
1	VREFB1N1	nCONFIG	+	nCONFIG	14	G2	25	H5	K5	+	 	†		†	 	+	†
1	VREFB1N1	TDI	+	TDI	15	G3	26	H4	L5	1	1	+	1	†	+	+	1
1	VREFB1N1	TCK	+	TCK	16	H2	27	H3	L2	+	1	-	-	-	-	+	
1			+	IUN	16	ΠZ	21	ПЗ	L-2	+	1	-	-	-	-	+	
<u>1</u> 1	VREFB1N1	VCCIO1 TMS	+	TMS	17	H1	28	J5	1.1	1	1	-	-	-	-	+	-
	VREFB1N1		+	LINIO		п	28	JO	LI	+	1	+			+		+
1	VREFB1N1 VREFB1N1	GND	 	TDO	19	LIO	20	J4	14	+	1	-	-	-	-	+	_
1		TDO	+		20	H3	29		L4	 	 	ļ	1	-	 	1	
1	VREFB1N1	nCE	DIEEOLI' -	nCE	21	H4	30	J3	L3	1	1	1	1		1	1	1
1	VREFB1N1	CLK0	DIFFCLK_0p	1	22	J2	31	E2	G2	1	1	ļ	1	ļ	ļ	+	1
1	VREFB1N1	CLK1	DIFFCLK_0n		23	J1	32	E1	G1	ļ	ļ					-	_
2	VREFB2N0	CLK2	DIFFCLK_1p		24	K3	33	M2	T2	ļ							
2	VREFB2N0	CLK3	DIFFCLK_1n		25	J3	34	M1	T1	.	ļ				L	L	<u> </u>
2	VREFB2N0	Ю	DIFFIO_L13p	 	!	 	1		L6	<u> </u>					DQ0L	DQ1L	DQ1L
2	VREFB2N0	Ю	DIFFIO_L13n	 	!	 	1		M6	<u> </u>					DQ0L	DQ1L	DQ1L
2	VREFB2N0	Ю	DIFFIO_L14p	1	<u> </u>	<u> </u>	1	J2	M2	ļ	ļ		DQ1L		DQ0L	DQ1L	DQ1L
2	VREFB2N0		1	1	26	<u> </u>	35		<u> </u>	ļ	ļ		1				1
2	VREFB2N0		DIFFIO_L14n	1	<u> </u>	1	1	J1	M1]		DQ1L			DQ1L	DQ1L
2	VREFB2N0	GND	1	1	27		36			1	ļ						1
2	VREFB2N0	10	DIFFIO_L15p						M4						DM0L	DM1L1/BWS#1L1	DM1L1/BWS#1L
2	VREFB2N0	Ю	DIFFIO_L15n		$ldsymbol{oxed}$				М3						DQ1L	DQ3L	DQ1L
2	VREFB2N0	10	DIFFIO_L16p					K6	N2						DQ1L	DQ3L	DQ1L
2	VREFB2N0	Ю	DIFFIO_L16n	1			37	L6	N1			DQ1L			DQ1L	DQ3L	DQ1L



																	Notes (1), (2)
Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (4)	M164	Q240	F256/ U256	F484/ U484	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X8/X9 in Q240	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 in F484/U484
32	VREFB2N0	Ю					38		L7			DQ1L					
2	VREFB2N0	IO	VREFB2N0		28	K1	39	L3	M5								
2	VREFB2N0	IO	DIFFIO_L17p						P2						DQ1L	DQ3L	DQ1L
32	VREFB2N0	IO	DIFFIO_L17n						P1						DQ1L	DQ3L	DQ1L
32	VREFB2N0	VCCINT			29		40										
32	VREFB2N0	IO	DIFFIO_L18p				41		R2			DQ1L			DQ1L	DQ3L	DQ1L
32	VREFB2N0	GND					42										
32	VREFB2N0	10	DIFFIO_L18n				43	K1	R1			DQ1L	DQ1L		DQ1L	DQ3L	DQ1L
32	VREFB2N0	IO							N5						DQ1L	DQ3L	DQ1L
										DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,	DQS1L/CQ1L#,
32	VREFB2N0	Ю	DIFFIO_L19p		30	L2	44	L2	P4	DPCLK1	DPCLK1	DPCLK1	DPCLK1	DPCLK1	DPCLK1	DPCLK1	DPCLK1
32	VREFB2N0		DIFFIO_L19n			K2	45	L1	P3			DQ1L	DQ1L		DQ1L	DQ3L	DQ1L
32	VREFB2N0	Ю	DIFFIO_L20p						U2						DM1L/BWS#1L	DM3L0/BWS#3L0	DM1L2/BWS#1L2
32	VREFB2N0	Ю	DIFFIO_L20n						U1						DQ3L	DQ3L	DQ1L
32	VREFB2N0	IO	DIFFIO_L21p						V2						DQ3L	DQ3L	DQ1L
32	VREFB2N0		DIFFIO_L21n						V1						DQ3L	DQ3L	DQ1L
32	VREFB2N0	IO	L	-		1		1	P5			1				<u> </u>	
32	VREFB2N0	IO	DIFFIO_L22p		_	4	1	1	N6						DQ3L	DQ3L	DQ1L
B2	VREFB2N0	IO	DIFFIO_L22n	 		1	1	 	M7	-				-		_	
B2	VREFB2N1	IO	DIFFIO_L23p		_	4	1	1	M8								
B2	VREFB2N1	IO	DIFFIO_L23n	1		1	1	 	N8	-				-		L	
B2	VREFB2N1	Ю	DIFFIO_L24p						W2						DQ3L	DQ3L	DQ1L
B2	VREFB2N1	IO	DIFFIO_L24n	-		1		1	W1			1			DQ3L	DQ3L	DQ1L
B2	VREFB2N1	Ю	DIFFIO_L25p						Y2						DQ3L	DQ3L	DQ1L
B2	VREFB2N1	IO	DIFFIO_L25n						Y1						DQ3L	DQ3L	DQ1L
B2	VREFB2N1	Ю	VREFB2N1		31	L1	46	K2	T3								
B2	VREFB2N1	Ю	DIFFIO_L26p						N7								
B2	VREFB2N1						47										
B2	VREFB2N1	Ю	DIFFIO_L26n						P7								
B2	VREFB2N1						48										
B2	VREFB2N1		DIFFIO_L27p				49	N2	AA2			DQ1L	DQ1L				
B2	VREFB2N1		DIFFIO_L27n				50	N1	AA1				DQ1L		DQ3L	DQ3L	DQ1L
B2	VREFB2N1	Ю	RUP1		32	M1	51	K5	V4			DQ1L	DQ1L				
B2	VREFB2N1	IO	RDN1		33	M2	52	L4	V3			DQ1L	DQ1L				
B2	VREFB2N1	Ю	DIFFIO_L28p						P6								
B2	VREFB2N1	VCCINT			34		53										
B2	VREFB2N1	Ю	DIFFIO_L28n						R5								
B2	VREFB2N1	GND					54										
												DQS3L/CQ3L#,	DQS3L/CQ3L#,	DQS3L/CQ3L#,	DQS3L/CQ3L#,	DQS3L/CQ3L#,	DQS3L/CQ3L#,
B2	VREFB2N1	Ю					55	R1	T4			CDPCLK1	CDPCLK1	CDPCLK1	CDPCLK1	CDPCLK1	CDPCLK1
B2	VREFB2N1		DIFFIO_L29p				56	P2	T5				DQ1L		DM3L/BWS#3L	DM3L1/BWS#3L1	DM1L3/BWS#1L3
B2	VREFB2N1	Ю	DIFFIO_L29n				57	P1	R6			DQ1L	DM1L/BWS#1L				
B2	VREFB2N1		DIFFIO_L30p						R7								
B2	VREFB2N1	IO	DIFFIO_L30n	1		1	1	 	T7	-				-		ļ	
B2	VREFB2N1	10	DIFFIO_L31p	-		1		1	P8			1				_	
B2	VREFB2N1		DIFFIO_L31n						R8								
B2	VREFB2N1	VCCA1	-	-	35	R1	58	L5	T6			1				_	
B2	VREFB2N1	GNDA1			36	P1	59	M5	U5								
B2	VREFB2N1	VCCD_PLL1		-	37	P2	60	N4	U6			1				_	
B3	VREFB3N1	Ю	DIFFIO_B1p						R9								
B3	VREFB3N1	IO	DIFFIO_B1n	-		1		1	T8			1				_	
B3	VREFB3N1	IO	DIFFIO_B2p	 		1	1	1	R10	_		1				_	
B3	VREFB3N1	10	DIFFIO_B2n	-		1		1	T9			1				_	
B3	VREFB3N1	VCCINT			38	4	61		1								
B3	VREFB3N1	Ю	DIFFIO_B3p					N3	V6								
33	VREFB3N1	GND		1	_	4	62	L	1							<u> </u>	
B3	VREFB3N1	IO	DIFFIO_B3n	-		1		P3	V5			1	DM3B/BWS#3B	DM5B1/BWS#5B1	DM3B/BWS#3B	DM3B1/BWS#3B1	DM5B3/BWS#5B3
B3	VREFB3N1	IO	DIFFIO_B4p	1	_	4	1	<u> </u>	U7								
B3	VREFB3N1	Ю	DIFFIO_B4n	1	_	4	1	R3	U8				DQ3B	DQ5B			
B3	VREFB3N1	Ю	VREFB3N1		39	R3	63	T3	Y4	ļ	ļ					ļ	
B3	VREFB3N1	Ю	DIFFIO_B5p			1		1	R11								
B3	VREFB3N1	Ю	DIFFIO_B5n				64		R12	ļ	ļ					ļ	
B3	VREFB3N1	Ю	DIFFIO_B6p				65	<u> </u>	Y3		ļ				DQ3B	DQ3B	DQ5B
B3	VREFB3N1				40		66			ļ	ļ					ļ	
B3	VREFB3N1	GND			41	1	67			1							



Bank	VREFB	Pin Name/	Optional	Configuration	E144	M164	Q240	F256/	F484/	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X16/X18 in	DQS for X8/X9 in	DQS for X16/X18 in	Notes (1), (2
lumber	Group	Function	Function(s)	Function	(4)	111104	4240	U256	U484	E144	M164	Q240	F256/U256	F256/U256	F484/U484	F484/U484	F484/U484
								1	1	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,	DQS1B/CQ1B#,
3	VREFB3N1	IO			42	R4	68	T2	Y6	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2	CDPCLK2
3	VREFB3N1	IO	PLL1_CLKOUTp		43	P5	69	R4	AA3								
3	VREFB3N1	Ю	PLL1_CLKOUTn		44	R5	70	T4	AB3								
3	VREFB3N1	IO	DIFFIO_B7p				71	N5	W6				DQ3B	DQ5B	DQ3B	DQ3B	DQ5B
3	VREFB3N1	IO	DIFFIO_B7n				72	N6	V7				DQ3B	DQ5B			
3	VREFB3N1	10	DIFFIO_B8p				73	M6	AA4				DQ3B	DQ5B	DQ3B	DQ3B	DQ5B
3	VREFB3N1	IO	DIFFIO_B8n						AB4								
3	VREFB3N1	VCCINT			45		74										
3	VREFB3N1	Ю	DIFFIO_B9p						AA5						DQ3B	DQ3B	DQ5B
3	VREFB3N1						75										
	VREFB3N1	Ю	DIFFIO_B9n						AB5								
ŀ	VREFB3N1	Ю	DIFFIO_B10p						W7						DQ3B	DQ3B	DQ5B
	VREFB3N0	Ю	DIFFIO_B10n						Y7						DQ3B	DQ3B	DQ5B
	VREFB3N0	10	DIFFIO_B11p						U9						DQ3B	DQ3B	DQ5B
1	VREFB3N0	IO	DIFFIO_B11n						V8						DQ3B	DQ3B	DQ5B
5	VREFB3N0	10	DIEEIO 5 : 5	1	-	1	1	1	W8	1	1	ļ	1	1	DQ3B	DQ3B	DQ5B
	VREFB3N0	10	DIFFIO_B12p	1	_	-	-	-	AA7	1					DM5B/BWS#5B	DM3B0/BWS#3B0	DM5B2/BWS#5B
	VREFB3N0	10	DIFFIO_B12n	 		1	-	1	AB7	 	 	 			DQ5B	DQ3B	DQ5B
3	VREFB3N0	10	DIFFIO_B13p	 		DC	-	1	Y8	 	 	 			DQ5B	DQ3B	DQ5B
3	VREFB3N0	10	DIFFIO_B13n		46	P6 N5	76	P6	V9			-			 	+	
	VREFB3N0 VREFB3N0		VREFB3N0		46 47	N5	76	P6	V9								
	VKEFB3NU	VCC103		1	47		//	+	+			DQS3B/CQ3B#,	DQS3B/CQ3B#,	DQS3B/CQ3B#,	DQS3B/CQ3B#,	DQS3B/CQ3B#,	DQS3B/CQ3B#,
	VREFB3N0	IO					78	M7	V10			DPCLK2	DPCLK2	DPCLK2	DPCLK2	DPCLK2	DPCLK2
	VREFB3N0	GND			48		79	IVI7	V 10			DI CLINZ	DECENZ	DF CLIV2	DI CLIVZ	DFOLKZ	DF CLIK2
	VREFB3N0	IO	DIFFIO B14p		40		13	R5	T10				DQ3B	DQ5B			
	VREFB3N0	10	DIFFIO B14n				80	T5	U10			DM5B/BWS#5B	DQOD	DQOD	DQ5B	DQ3B	DQ5B
l	VREFB3N0	IO	DIFFIO B15p				81	R6	AA8			DQ5B	DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
3	VREFB3N0	IO	DIFFIO B15n				82	T6	AB8			DQ5B	DQSB	DQJD	DQ5B	DQ3B	DQ5B
3	VREFB3N0	10	DII 1 10_D 1011				OZ.	L7	T11			DQOD	DQ3B	DQ5B	DQSD	DQOD	DQOD
3	VREFB3N0	10	DIFFIO B16p					R7	AA9				DQ3B	DQ5B	DQ5B	DQ3B	DQ5B
,	VICEI DOING	10	Біі і іо_Біор					107	7070			DQS5B/CQ5B#,	DQS5B/CQ5B#,	DQS5B/CQ5B#,	DQS5B/CQ5B#,	DQS5B/CQ5B#,	DQS5B/CQ5B#,
3	VREFB3N0	10	DIFFIO B16n				83	T7	AB9			DPCLK3	DPCLK3	DPCLK3	DPCLK3	DPCLK3	DPCLK3
3	VREFB3N0	Ю			49	R6	84	L8	U11	DQ1B	DQ1B		DQ3B	DQ5B			1
3	VREFB3N0	IO	DIFFIO B17p		-	1	85		V11						DQ5B	DQ3B	DQ5B
3	VREFB3N0	IO	DIFFIO B17n				86		W10						DQ5B	DQ3B	DQ5B
3	VREFB3N0	IO	DIFFIO B18p		50	R7	87	M8	Y10	DQ1B	DQ1B	DQ5B	DM5B/BWS#5B	DM5B0/BWS#5B0	DQ5B	DQ3B	DQ5B
3	VREFB3N0	Ю	DIFFIO_B18n		51	P7	88	N8	AA10	DQ1B	DQ1B	DQ5B	DQ5B	DQ5B	DM4B	DM5B1/BWS#5B1	DM5B1/BWS#5B
3	VREFB3N0	IO						P8	AB10				DQ5B	DQ5B		DQ5B	DQ5B
3	VREFB3N0	CLK15	DIFFCLK 6p		52	N6	89	R8	AA11								
	VREFB3N0	CLK14	DIFFCLK_6n		53	N7	90	T8	AB11								
	VREFB4N1	CLK13	DIFFCLK 7p	İ	54	P8	91	R9	AA12	İ	İ						İ
	VREFB4N1	CLK12	DIFFCLK 7n	İ	55	R8	92	T9	AB12	İ	İ	1			1	1	1
	VREFB4N1	IO	DIFFIO_B19p	İ			93	K9	AA13	İ	İ	DQ5B			DQ4B	DQ5B	DQ5B
	VREFB4N1	Ю	DIFFIO_B19n				94	L9	AB13			DQ5B			DQ4B	DQ5B	DQ5B
	VREFB4N1	IO	DIFFIO_B20p	İ		1	1	M9	AA14	İ	İ				DQ4B	DQ5B	DQ5B
	VREFB4N1	IO	DIFFIO_B20n				95	N9	AB14	1			DQ5B	DQ5B	DQ4B	DQ5B	DQ5B
	VREFB4N1	VCCIO4			56		96	1							1		1
	VREFB4N1	IO							V12								1
!	VREFB4N1	GND	1		57		97	1							1		1
	VREFB4N1	IO	DIFFIO_B21p		58	R9	98	R10	W13	DQ1B	DQ1B	DQ5B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B
								Ì		1		DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,	DQS4B/CQ5B,
l	VREFB4N1	IO	DIFFIO_B21n	<u> </u>			99	T10	Y13			DPCLK4	DPCLK4	DPCLK4	DPCLK4	DPCLK4	DPCLK4
	VREFB4N1	Ю	DIFFIO_B22p		59	N8	100	R11	AA15	DQ1B	DQ1B	DQ5B	DQ5B	DQ5B	DQ4B	DQ5B	DQ5B
	VREFB4N1	Ю	DIFFIO_B22n		60	P9	101	T11	AB15	DQ1B	DQ1B				DQ4B	DQ5B	DQ5B
	VREFB4N1	Ю	DIFFIO_B23p		61	N10	102	R12	U12				DQ5B	DQ5B	DQ4B	DQ5B	DQ5B
	VREFB4N1	Ю	DIFFIO_B23n				103		T12			DQ5B					
	VREFB4N1	IO	DIFFIO_B24p					T12	AA16				DQ5B	DQ5B	DM2B	DM5B0/BWS#5B0	DM5B0/BWS#58
	VREFB4N1	IO	DIFFIO_B24n					K10	AB16						DQ2B	DQ5B	DQ5B
	VREFB4N1	IO	DIFFIO_B25p					İ	AA17								
	VREFB4N1	VCCIO4			62		104										1
	VREFB4N1	IO	DIFFIO_B25n	İ		1		1	AB17	İ	İ						İ
	VREFB4N1	GND		İ	63	1	105	1	1	İ	İ						1
1	VREFB4N1	IO	1	1		1	1	L10	R13	1	1	1	1	1	1	1	

Page 3 of 14



David.	VREFB	Dia Name	Ontinual	C	E144	M164	0040	FOFC!	F484/	DOC 4 V0/V0 :	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X16/X18 in	DOC 4 VO(VO :	DQS for X16/X18 in	Notes (1), (2
Bank Iumber	Group	Pin Name/ Function	Optional Function(s)	Configuration Function	(4)	W1164	Q240	F256/ U256	F484/ U484	E144	M164	Q240	F256/U256	F256/U256	F484/U484	F484/U484	F484/U484
uiiibei	Group	unction	i unction(s)	i dilction	(4)			0230	0404	L144	W1104	Q240	1 230/0230	1 230/0230	1 404/0404	1 404/0404	1 404/0404
												DQS2B/CQ3B,	DQS2B/CQ3B,	DQS2B/CQ3B,	DQS2B/CQ3B,	DQS2B/CQ3B,	DQS2B/CQ3B,
4	VREFB4N1	10			64	P10	106	P9	V13			DPCLK5	DPCLK5	DPCLK5	DPCLK5	DPCLK5	DPCLK5
34	VREFB4N1	10	VREFB4N1		65	R10	107	N12	W14		-						-
34 34	VREFB4N0 VREFB4N0	10	DIFFIO_B26p DIFFIO_B26n		_	N11 P11	108	R13	U13 V14				DQ5B	DQ5B	DQ2B	DQ5B	DQ5B
34 B4	VREFB4N0	10	DIFFIO_B26fi DIFFIO B27p	1	-	PII	109	113	V14 V15		-		DQSB	DQSB		DQ5B	DQ5B DQ5B
34 B4	VREFB4N0	10	DIFFIO_B27p DIFFIO_B27n	1	-	+	-	+	W15		-				DQ2B DQ2B	DQ5B	DQ5B DQ5B
34 34	VREFB4N0	10	DIFFIO_B28p					-	T14						DQZB	DQJB	DQSB
34 34	VREFB4N0	10	DIFFIO_B28p					1	T15						DQ2B	DQ5B	DQ5B
B4	VREFB4N0	10	DII 1 10_DZ0II					-	AB18						DQ2B	DQ5B	DQ5B
B4	VREFB4N0	10					110		AA18						DQZD	DQOD	DQOD
34 34	VREFB4N0		RUP2		66	N12	111	M10	AA19	DQ1B	DQ1B						
B4	VREFB4N0		RDN2		67	P12	112	N11	AB19	DQ1B	DQ1B						
34	VREFB4N0		DIFFIO_B29p		-	T -	1	T14	W17				DQ5B	DQ5B	DQ2B	DQ5B	DQ5B
										DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,	DQS0B/CQ1B,
B4	VREFB4N0	Ю	DIFFIO_B29n		68	R11	113	T15	Y17	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3	CDPCLK3
B4	VREFB4N0	Ю	VREFB4N0		69	R12	114	P11	V16								
B4	VREFB4N0	VCCINT			70		115										
B4	VREFB4N0	Ю	DIFFIO_B30p						AA20							DQ5B	DQ5B
B4	VREFB4N0	GND					116										
34	VREFB4N0	Ю	DIFFIO_B30n						AB20						DQ2B	DQ5B	DQ5B
34	VREFB4N0	Ю	PLL4_CLKOUTp		71	R14	117	P14	T16	1	ļ		1	ļ		1	ļ
34	VREFB4N0	Ю	PLL4_CLKOUTn		72	R13	118	R14	R16								
B4	VREFB4N0	Ю	DIFFIO_B31p				119	L11	U15								
B4	VREFB4N0	Ю	DIFFIO_B31n				120	M11	U14								
B4	VREFB4N0	10	DIFFIO_B32p						R14								
B4	VREFB4N0	IO	DIFFIO_B32n						R15								
B5	VREFB5N1	VCCD_PLL4			73	P14	121	N13	V17								
B5 B5	VREFB5N1	GNDA4			74 75	P15 R15	122	M12 L12	V18 U18								
35 35	VREFB5N1	VCCA4	DIFFIO R35n		/5	R15	123	L12									
35 35	VREFB5N1 VREFB5N1	10 10	DIFFIO_R35n DIFFIO_R35p		_			K12	AA22 AA21						DM3R/BWS#3R	DM3R1/BWS#3R1	DM4D2/DMC#4D
B5	VREFB5N1	VCCIO5	DIFFIO_R35p	1	-	+	124	K12	AAZT		-				DIVI3R/BWS#3R	DIVISR I/BWS#3R I	DIVITR3/BW5#TR
B5	VREFB5N1	10					124	1	P14								
B5	VREFB5N1	GND					125	-	F 14								
B5	VREFB5N1	IO	RUP3		76	N15	126	N14	T17			DQ1R	DM1R/BWS#1R				
B5	VREFB5N1	10	RDN3		77	M14	127	P15	T18			DQ1R	DQ1R				
	TILE BOIL	.0	115110		- i'		1.2.	1	1.0			DQS3R/CQ3R#,	DQS3R/CQ3R#,	DQS3R/CQ3R#.	DQS3R/CQ3R#,	DQS3R/CQ3R#,	DQS3R/CQ3R#.
B5	VREFB5N1	10	DIFFIO_R34n				128	P16	W20			CDPCLK4	CDPCLK4	CDPCLK4	CDPCLK4	CDPCLK4	CDPCLK4
B5	VREFB5N1	Ю	DIFFIO_R34p					R16	W19				DQ1R				
B5	VREFB5N1	Ю	DIFFIO_R33n						Y22						DQ3R	DQ3R	DQ1R
B5	VREFB5N1	VCCINT			78		129										
B5	VREFB5N1	Ю	DIFFIO_R33p						Y21								
B5	VREFB5N1	GND					130										
B5	VREFB5N1	Ю	DIFFIO_R32n						U20						DQ3R	DQ3R	DQ1R
B5	VREFB5N1	Ю	DIFFIO_R32p						U19								
B5	VREFB5N1	Ю					1	-	N14								
B5	VREFB5N1	Ю	DIFFIO_R31n		79	M15	131	N16	W22			DQ1R	DQ1R		DQ3R	DQ3R	DQ1R
35	VREFB5N1	Ю	DIFFIO_R31p			L14	132	N15	W21			DQ1R	DQ1R		DQ3R	DQ3R	DQ1R
35		Ю	DIFFIO_R30n						P15								
35	VREFB5N1	10	DIFFIO_R30p	1		1.45	105	1	P16	+	-		ļ	1	ļ	+	.
35	VREFB5N1	10	VREFB5N1	1	80	L15	133	L14	R17	+	 	ļ	1	1	1	+	
35	VREFB5N1	10	DIFFIO_R29n	 		+	1	1	M15	1	 	 				+	
35	VREFB5N1	10	DIFFIO_R29p	1	-	+	1	+	N15	+	-	-	-	-	-	+	-
35 35	VREFB5N1 VREFB5N1	IO IO	DIFFIO R28n	1	-	+	+	+	P17 V22	+	-	1	-	 	DQ3R	DQ3R	DQ1R
35	VREFB5N1 VREFB5N1	10	DIFFIO_R28p	1	+	+	1	+	V22 V21	+	 	1	1	1	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R
35	VREFB5N1	10	DII FIU_RZOP	1		+		+	R20	1	 	†		1	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R
35	VREFB5N0	10	DIFFIO_R27n					1	U22						DQ3R DQ3R	DQ3R	DQ1R
15	VREFB5N0	10	DIFFIO_R27p	1		+	134	+	U21	1	 	DQ1R		1	DQ3R DQ3R	DQ3R DQ3R	DQ1R DQ1R
	VREFB5N0	10	DIFFIO_R27p DIFFIO_R26n	 	+	+	135	L13	R18	+	 	DQ1R DQ1R	DQ1R	1	בעטוג	Dagon	Dalik
35			5/1 1 IO_I\20II		81	1	136	L13	1110	+			2411	 		+	
35 35	VREERSNO								1	11			1	1	1		1
35	VREFB5N0	VCCIO5	DIFFIO R26p					I 16	R19			DO1R	DO1R		DM1R/RWS#1R	DM3R0/RWS#3R0	DM1R2/BWS#1R
35 35 35 35	VREFB5N0 VREFB5N0 VREFB5N0	IO GND	DIFFIO_R26p		82		137 138	L16	R19			DQ1R	DQ1R		DM1R/BWS#1R	DM3R0/BWS#3R0	DM1R2/BWS#1R



																	Notes (1), (2
Bank Number	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (4)	M164	Q240	F256/ U256	F484/ U484	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X8/X9 in Q240	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	
35	VREFB5N0	IO	DIFFIO R25n		-			-	R22						DQ1R	DQ3R	DQ1R
5	VREFB5N0	IO	DIFFIO_R25p			+	+	+	R21	+					DQ1R	DQ3R	DQ1R
5	VREFB5N0	10	VREFB5N0		83	K13	139	L15	P20						DQIK	DQ3K	DQIK
5	VREFB5N0	VCCINT	VKEFBSINU		84	KIS	140	LIO	F20								
5	VREFB5N0	IO	DIFFIO R24n		04	+	140	+	P22						DQ1R	DQ3R	DQ1R
5	VREFB5N0	GND	DIFFIO_R24II			+	4.44	+	FZZ						DQIK	DQ3K	DQIK
			DIEEIO DOA			+	141	+	DO4						DO1D	DOOD	DOAD
15	VREFB5N0	10	DIFFIO_R24p		-	-	-	-	P21						DQ1R	DQ3R	DQ1R
5	VREFB5N0	10	DIFFIO_R23n			-	-	-	N20	+					DQ1R	DQ3R	DQ1R
5	VREFB5N0	10	DIFFIO_R23p		-	-	1.10	1440	N19				DO4D				
35	VREFB5N0	IO	DIFFIO_R22n				142	K16	N17	DQS1R/CQ1R#,	DQS1R/CQ1R#,	DQS1R/CQ1R#,	DQ1R DQS1R/CQ1R#,	DQS1R/CQ1R#,	DQS1R/CQ1R#,	DQS1R/CQ1R#,	DQS1R/CQ1R#,
15	VREFB5N0	IO	DIFFIO_R22p		85	K14	143	K15	N18	DPCLK6	DPCLK6	DPCLK6	DPCLK6	DPCLK6	DPCLK6	DPCLK6	DPCLK6
15	VREFB5N0		DIFFIO_R21n	DEV_OE	86	K15	144	J16	N22								
5	VREFB5N0	Ю	DIFFIO_R21p	DEV_CLRn	87	J13	145	J15	N21								
5	VREFB5N0	Ю	DIFFIO_R20n						M22						DQ1R	DQ3R	DQ1R
15	VREFB5N0	Ю	DIFFIO_R20p						M21						DQ1R	DQ3R	DQ1R
15	VREFB5N0	Ю	DIFFIO_R19n				146	J14	M20	ļ			DQ1R		DQ1R	DQ3R	DQ1R
5	VREFB5N0	Ю	DIFFIO_R19p				147	J12	M19						DQ1R	DQ3R	DQ1R
15	VREFB5N0	Ю	1	1			148	J13	M16	1		ļ	DQ1R			1	
35	VREFB5N0	CLK7	DIFFCLK_3n		88	J15	149	M16	T22								
35	VREFB5N0	CLK6	DIFFCLK_3p		89	J14	150	M15	T21								
36	VREFB6N1	CLK5	DIFFCLK_2n		90	H15	151	E16	G22								
36	VREFB6N1	CLK4	DIFFCLK_2p		91	H14	152	E15	G21								
36	VREFB6N1	CONF_DONE		CONF_DONE	92	H13	153	H14	M18								
36	VREFB6N1	VCCIO6			93		154										
36	VREFB6N1	MSEL0		MSEL0	94	G13	155	H13	M17								
36	VREFB6N1	GND			95		156										
36	VREFB6N1	MSEL1		MSEL1	96	G14	157	H12	L18								
36	VREFB6N1	MSEL2		MSEL2	97	G15	158	G12	L17								
B6	VREFB6N1	MSEL3		MSEL3 (3)		0.0	100	0.2	K20								
B6	VREFB6N1	IO	DIFFIO R18n	IVIOLES (5)		1	-	H16	L16	+							
B6	VREFB6N1	10	DIFFIO_R18p			+	+	H15	L15								
B6	VREFB6N1	10	DIFFIO R17n	INIT DONE	98	F13	159	G16	L22	+							
	VREFB6N1	10	DIFFIO_R17II	CRC ERROR	99	F14	160	G15	L22								
B6 B6	VREFB6N1	10	DIFFIO_R17p	CRC_ERROR	99	F14	160	GIS	K15								
			VREFB6N1		400	F45	101	E40	K19								
B6	VREFB6N1	10	VKEFB6N1		100	F15	161	F13		+							
B6	VREFB6N1	10					1		J15								
B6	VREFB6N1	IO	DIFFIO_R16n	nCEO	101	E14	162	F16	K22								
B6	VREFB6N1	VCCINT			102		163										
B6	VREFB6N1	Ю	DIFFIO_R16p	CLKUSR	103	E15	164	F15	K21								
B6 B6	VREFB6N1 VREFB6N1	GND	DIFFIO R15n		104	D14	165 166	B16	J22	DQS0R/CQ1R, DPCLK7	DQS0R/CQ1R, DPCLK7	DQS0R/CQ1R, DPCLK7	DQS0R/CQ1R, DPCLK7	DQS0R/CQ1R, DPCLK7	DQS0R/CQ1R, DPCLK7	DQS0R/CQ1R, DPCLK7	DQS0R/CQ1R, DPCLK7
B6	VREFB6N1	IO	DIFFIO_R15p					İ	J21						DM0R	DM1R1/BWS#1R1	DM1R1/BWS#1R1
36	VREFB6N1	IO	DIFFIO_R14n						J16	1							
36	VREFB6N1	IO	DIFFIO_R14p						K16								
36	VREFB6N1	IO	DIFFIO R13n					1	H22						DQ0R	DQ1R	DQ1R
36	VREFB6N1	IO	DIFFIO_R13p		1	1	1	1	H21	1		İ			DQ0R	DQ1R	DQ1R
36	VREFB6N1	10	DIFFIO_R12n	1	1	1	1	1	K17	1		1		Ì			
36	VREFB6N1	10	DIFFIO_R12p	†	1	1	1	1	K18	1	1	1	1		DQ0R	DQ1R	DQ1R
36	VREFB6N1	IO	DII 110_IX12p			+	+	+	J18						DQUIT	DQIIX	DQIII
36	VREFB6N1	10	DIFFIO_R11n	+	+	+	+	+	F22	+	1	 	1	<u> </u>	DQ0R	DQ1R	DQ1R
36	VREFB6N0	IO	DIFFIO_R11p	+	+	+	+	+	F21	+		 		†	DQ0R DQ0R	DQ1R DQ1R	DQ1R
	VREFB6N0	10	DIFFIO_R11p	+	-	+	+	+	H20	1	1	1	1	1	DQ0R DQ0R	DQ1R DQ1R	DQ1R DQ1R
36	VREFB6N0 VREFB6N0	10	DIFFIO_R10n DIFFIO R10p	+	+	+	+	+	H20 H19	+	-	1	-	-	DQ0R DQ0R	DQ1R DQ1R	DQ1R DQ1R
36		<u> </u>		-10/5	+	+	407	+		+	-	1	-	-			
36	VREFB6N0	10	DIFFIO_R9n	nWE	-	+	167	1	E22	+	1	 	1	ļ	DQ0R	DQ1R	DQ1R
36	VREFB6N0		DIFFIO_R9p	nOE		 	168		E21	1		ļ				DQ1R	DQ1R
36	VREFB6N0	Ю	VREFB6N0		105	D15	169	F14	H18								
36	VREFB6N0	Ю	DIFFIO_R8n						J17	ļ							
B6	VREFB6N0	Ю	DIFFIO_R8p					1	H16	1]					
B6	VREFB6N0	VCCIO6					170										
B6	VREFB6N0	IO	DIFFIO_R7n				171	D16	D22			DQ1R			DM2R	DM1R0/BWS#1R0	DM1R0/BWS#1R
36	VREFB6N0	GND					172										
B6	VREFB6N0	10	DIFFIO_R7p				173	D15	D21							DQ1R	DQ1R

Pin List Page 5 of 14



Bank	VREFB	Pin Name/	Optional	Configuration	E144	M164	Q240	F256/	F484/	DOS for Volvo :-	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X16/X18 in	DOS for Volvo :	DQS for X16/X18 in	Notes (1), (2
ank lumber	Group	Function	Function(s)	Function	(4)	W1164	Q240	U256	U484	E144	M164	Q240	F256/U256	F256/U256	F484/U484	F484/U484	F484/U484
	VREFB6N0	Ю	DIFFIO_R6n	nAVD			174		F20						DQ2R	DQ1R	DQ1R
	VREFB6N0	Ю	DIFFIO_R6p				175		F19						DQ2R	DQ1R	DQ1R
	VREFB6N0	Ю	DIFFIO_R5n	PADD23					G18						DQ2R	DQ1R	DQ1R
	VREFB6N0	Ю	DIFFIO_R5p						H17								
	VREFB6N0	Ю	DIFFIO_R4n						C22						DQ2R	DQ1R	DQ1R
	VREFB6N0	Ю	DIFFIO_R4p						C21						DQ2R	DQ1R	DQ1R
6	VREFB6N0	Ю	DIFFIO R3n	PADD22					B22						DQ2R	DQ1R	DQ1R
3	VREFB6N0	IO	DIFFIO R3p	PADD21				G11	B21						DQ2R	DQ1R	DQ1R
												DQS2R/CQ3R,	DQS2R/CQ3R,	DQS2R/CQ3R,	DQS2R/CQ3R,	DQS2R/CQ3R,	DQS2R/CQ3R,
	VREFB6N0	Ю	DIFFIO_R2n	PADD20	106	C15	176	C16	C20			CDPCLK5	CDPCLK5	CDPCLK5	CDPCLK5	CDPCLK5	CDPCLK5
	VREFB6N0	Ю	DIFFIO_R2p				177	C15	D20								
	VREFB6N0	Ю	DIFFIO R1n						F17						DQ2R	DQ1R	DQ1R
	VREFB6N0	Ю	DIFFIO R1p						G17								
	VREFB6N0	VCCA2			107	A15	178	F12	F18								
	VREFB6N0	GNDA2			108	B15	179	E12	E18								
	VREFB6N0	VCCD_PLL2			109	B14	180	D13	E17								
	VREFB7N0	IO	DIFFIO T32n		1.00	1		C14	F16								
	VREFB7N0	10	DIFFIO_T32p	1	1	1	181	D14	E16	1	 		DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
	VREFB7N0	10	DIFFIO_132p	+	+	+	101	D14	F15	+	t	†	2401	2 401	DQ2T	DQ5T	DQ5T DQ5T
	VREFB7N0	10	DIFFIO_T31II	+	+	+	 	+	G16	+	t	†			- WE 1	2401	2401
	VREFB7N0 VREFB7N0	10	DIFFIO_T30n	1	+	B13	182	D11	G15	1	 	1	1	1	 	1	1
	VICEFDINU	10	ווייים רוט_ו	1	+	טוט	102	ווע	313	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,	DQS0T/CQ1T,
	VREFB7N0	10	DIFFIO_T30p		110	A14	183	D12	F14	CDPCLK6	CDPCLK6	CDPCLK6	CDPCLK6	CDPCLK6	CDPCLK6	CDPCLK6	CDPCLK6
r.	VREFB7N0	10	DII 1 10_130p		110	A14	100	DIZ	G14	ODI OLIKO	ODI OLIVO	ODI OLIKO	ODI OLIVO	ODI OLIKO	ODI OLIKO	ODI OLIKO	ODI OLIKO
	VREFB7N0 VREFB7N0		VREFB7N0		111	A13	184	C11	D17								
					1111	A13	184						DOST	DOST	DOOT	DOST	DOST
	VREFB7N0	10	DIFFIO_T29n		-	1		B13	C19		-		DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
	VREFB7N0	IO	DIFFIO_T29p						D19						DQ2T	DQ5T	DQ5T
	VREFB7N0	10	PLL2_CLKOUTn		112	B12	185	A14	A20								
	VREFB7N0	10	PLL2_CLKOUTp		113	A12	186	B14	B20								
	VREFB7N0	10							C17						DQ2T	DQ5T	DQ5T
	VREFB7N0		DIFFIO_T28n						H15								
•	VREFB7N0	Ю	DIFFIO_T28p						H14								
•	VREFB7N0	10	RUP4		114	B11	187	E11	B19	DQ1T	DQ1T						
7	VREFB7N0	10	RDN4		115	A11	188	E10	A19	DQ1T	DQ1T						
•	VREFB7N0	IO	DIFFIO_T27n				189		A18						DQ2T	DQ5T	DQ5T
,	VREFB7N0	VCCINT			116		190										
,	VREFB7N0	10	DIFFIO_T27p	PADD0				A12	B18				DQ5T	DQ5T			
	VREFB7N0	GND					191										
	VREFB7N0	Ю	DIFFIO T26n					B12	D15				DQ5T	DQ5T			
	VREFB7N0	Ю	DIFFIO_T26p						E15						DQ2T	DQ5T	DQ5T
	VREFB7N1	IO			1				G13								
	VREFB7N1	VCCIO7			117		192		1								
	VREFB7N1	IO	DIFFIO T25n	PADD1	1		102	A11	A17				DQ5T	DQ5T	DQ2T	DQ5T	DQ5T
	VREFB7N1	GND	5 710_12011	1.7.501	118	1	193	2311	1111	<u> </u>			2401	10401		2401	2401
	VREFB7N1	IO	DIFFIO_T25p	PADD2	110	+	193	B11	B17	+	† 	DQ5T	DQ5T	DQ5T	† 	DQ5T	DQ5T
		10	DIFFIO_125p DIFFIO_T24n	ר אטטע	+	 	194	ווט	A16	1	 	ומאסו	ונשטו	וטעטו	DM2T	DM5T0/BWS#5T0	
				-	+	1	1	+		+	-	-	-	-	DM21 DQ4T		
	VREFB7N1	10	DIFFIO_T24p		440	D40	405	A42	B16	1	 	 			DQ41	DQ5T	DQ5T
	VREFB7N1	10	VREFB7N1	DADDO	119	B10	195	A13	C15	DOLT	DOLT	 			DOIT	DOST	DOST
	VREFB7N1	10	DIFFIO_T23n	PADD3	120	A10	196	A15	E14	DQ1T	DQ1T	DOST	1	1	DQ4T	DQ5T	DQ5T
	VREFB7N1	IO	DIFFIO_T23p	ļ	+	 	197	+	F12	1		DQ5T	ļ	ļ		1	!
	VREFB7N1	IO	DIFFIO_T22n			 	198	+	H13								ļ
	VREFB7N1	10	DIFFIO_T22p		1	<u> </u>	199	1	H12								ļ
	VREFB7N1	10	DIFFIO_T21n	ļ				<u> </u>	G12		ļ		1	ļ	ļ	1	ļ
			I		1			1	1		I	DQS2T/CQ3T,	DQS2T/CQ3T,	DQS2T/CQ3T,	DQS2T/CQ3T,	DQS2T/CQ3T,	DQS2T/CQ3T,
	VREFB7N1	10	DIFFIO_T21p	PADD4	121	C9	200	F9	F13		ļ	DPCLK8	DPCLK8	DPCLK8	DPCLK8	DPCLK8	DPCLK8
		10	DIFFIO_T20n	PADD5				A10	A15				DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
		Ю	DIFFIO_T20p	PADD6			201	B10	B15			DQ5T	DQ5T	DQ5T	DQ4T	DQ5T	DQ5T
	VREFB7N1	VCCIO7			122												
	VREFB7N1	Ю	DIFFIO_T19n	PADD7			202	C9	C13			DQ5T	DQ5T	DQ5T			
	VREFB7N1	GND			123												
	VREFB7N1	IO	DIFFIO_T19p	PADD8			203	D9	D13				DM5T/BWS#5T	DM5T0/BWS#5T0	DQ4T	DQ5T	DQ5T
	VREFB7N1	VCCINT			124	1	204										
,	VREFB7N1	10	1		1			1	E13		1	İ			1		1
7	VREFB7N1		1		†		205	1	† · · · ·			1			1		
	VREFB7N1	IO	DIFFIO T18n	PADD9	1	+		+	A14	+	 	 			DQ4T	DQ5T	DQ5T

Pin List



Bank	VREFB	Pin Name/	Ontional	Configuration	E144	M164	Q240	F256/	F484/	DOS for Volve !	DQS for X8/X9 in	DQS for X8/X9 in	DOS for Volvo :	DQS for X16/X18 in	DOS for VOIVO :	DQS for X16/X18 in	Notes (1), (2
sank lumber	Group	Function	Optional Function(s)	Function	(4)	W1164	Q240	U256	F484/ U484	E144	M164	Q240	F256/U256	F256/U256	F484/U484	F484/U484	F484/U484
uiiibei	Group	unction	i unction(s)	unction	(+)			0230	0404	L 144	WITO4	Q240	1 230/0230	1 230/0230	1 404/0404	1 404/0404	1 404/0404
37	VREFB7N1	Ю	DIFFIO_T18p	PADD10					B14						DQ4T	DQ5T	DQ5T
37	VREFB7N1	IO	DIFFIO_T17n	PADD11					A13						DQ4T	DQ5T	DQ5T
37	VREFB7N1	VCCIO7					206										
												DQS4T/CQ5T,	DQS4T/CQ5T,	DQS4T/CQ5T,	DQS4T/CQ5T,	DQS4T/CQ5T,	DQS4T/CQ5T,
37	VREFB7N1	Ю	DIFFIO_T17p	PADD12	125	A9	207	E9	B13			DPCLK9	DPCLK9	DPCLK9	DPCLK9	DPCLK9	DPCLK9
37	VREFB7N1	GND					208										
37	VREFB7N1	Ю							E12							DQ5T	DQ5T
37	VREFB7N1	IO	DIFFIO_T16n	PADD13					E11								
17	VREFB7N1	Ю	DIFFIO_T16p	PADD14					F11						DM4T	DM5T1/BWS#5T1	DM5T1/BWS#5T
7	VREFB7N1	CLK8	DIFFCLK_5n		126	B9	209	A9	A12								
7	VREFB7N1	CLK9	DIFFCLK_5p		127	A8	210	B9	B12								
8	VREFB8N0	CLK10	DIFFCLK_4n		128	B8	211	A8	A11								
8	VREFB8N0	CLK11	DIFFCLK_4p		129	A7	212	B8	B11								
8	VREFB8N0	10							H11								
В	VREFB8N0	Ю	DIFFIO T15n						D10						DQ5T	DQ3T	DQ5T
В	VREFB8N0	Ю	DIFFIO T15p						E10								
В	VREFB8N0	IO	DIFFIO T14n			1		1	A10						DQ5T	DQ3T	DQ5T
8	VREFB8N0	10	DIFFIO T14p	PADD15		1		1	B10								
8	VREFB8N0	IO	DIFFIO_T13n	PADD16		1	1		A9			İ		Ì	DQ5T	DQ3T	DQ5T
8	VREFB8N0			1	130	1	213	1	1	1		1		1	1	1	1
	DOI10	. 00.00	1	+		1	1	1	1	 	1	DQS5T/CQ5T#,	DQS5T/CQ5T#,	DQS5T/CQ5T#,	DQS5T/CQ5T#,	DQS5T/CQ5T#,	DQS5T/CQ5T#,
88	VREFB8N0	IO	DIFFIO_T13p	PADD17		1	214	C8	В9	1		DPCLK10	DPCLK10	DPCLK10	DPCLK10	DPCLK10	DPCLK10
38					131	1	215	- 50	1	1							†
38	VREFB8N0	IO					216	D8	C10				DQ3T	DQ5T			
8	VREFB8N0	IO			_	+	217	D0	G11			DQ5T	DQUI	DQUI			
3	VREFB8N0	10	DIFFIO_T12n	DATA2	132	C7	218	E8	A8	DQ1T	DQ1T	DQJI	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
3	VREFB8N0	10	DIFFIO_T12n	DATA3	133	B7	219	F8	B8	DQ1T	DQ1T	DQ5T	DQ31	DQST	DQ5T	DQ3T	DQ5T
	VREFB8N0	10	DIFFIO_T12p		134		-	A7	A7	DQTI	DQTI	DQST	DOST	DQ5T		DQ3T	DQ5T
В		.0		PADD18		B6	220						DQ3T		DQ5T		
8	VREFB8N0	10	DIFFIO_T11p	DATA4	135	A6	221	B7	B7	DQ1T	DQ1T	DQ5T	DQ3T	DQ5T	DQ5T	DQ3T	DQ5T
8	VREFB8N0	IO	DIFFIO_T10n	PADD19	_		222		A6						DQ5T	DQ3T	DQ5T
8	VREFB8N0	IO	DIFFIO_T10p	DATA15					B6						DQ5T	DQ3T	DQ5T
8	VREFB8N0	Ю	VREFB8N0		136	C6	223	C6	E9								
									l			DQS3T/CQ3T#,	DQS3T/CQ3T#,	DQS3T/CQ3T#,	DQS3T/CQ3T#,	DQS3T/CQ3T#,	DQS3T/CQ3T#,
8	VREFB8N0	Ю	DIFFIO_T9n	DATA14			224	A6	C8			DPCLK11	DPCLK11	DPCLK11	DPCLK11	DPCLK11	DPCLK11
8	VREFB8N0	Ю	DIFFIO_T9p	DATA13				B6	C7				DQ3T	DQ5T	DM5T/BWS#5T	DM3T0/BWS#3T0	DM5T2/BWS#5T
8	VREFB8N0		DIFFIO_T8n						G10								
8	VREFB8N0	Ю	DIFFIO_T8p						G9								
В	VREFB8N0	10	DIFFIO_T7n						H10								
8	VREFB8N0	Ю	DIFFIO_T7p						H9								
В	VREFB8N0	VCCIO8					225										
В	VREFB8N0	10		DATA5	137	A5	226	E7	A5	DQ1T	DQ1T	DQ5T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
3	VREFB8N0	GND					227										
3	VREFB8N1	10							B5								
3	VREFB8N1	VCCINT			138		228										
3	VREFB8N1	GND					229										
3	VREFB8N1	IO	DIFFIO_T6n				230		F9								
3	VREFB8N1	IO	DIFFIO_T6p	DATA6		B4	231	E6	F10			DQ5T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
3	VREFB8N1	IO		DATA7		A4	232	A5	C6			DM5T/BWS#5T	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
3	VREFB8N1	IO	DIFFIO_T5n			1			A4						DQ3T	DQ3T	DQ5T
3	VREFB8N1	IO	DIFFIO T5p	DATA8		1	1	B5	B4	1		1	DQ3T	DQ5T	DQ3T	DQ3T	DQ5T
3	VREFB8N1	IO	DIFFIO_T4n	DATA9		1	233	D6	F8	1		1			DQ3T	DQ3T	DQ5T
3	VREFB8N1	VCCIO8	JII 1 10_1411	DATAS	139	 	200		1	+		1			2401	2401	2001
3	VREFB8N1	IO	DIFFIO T4p	+	103	 	 	1	G8	+		1			1	+	<u> </u>
3	VREFB8N1	GND	110_14p	+	140	1	1	+	00	+	1	1	1	1	1	1	1
3	VREFB8N1	IO	DIFFIO T3n	DATA10	140	1	234	A4	A3	+		1	DM3T/BWS#3T	DM5T1/BWS#5T1	DQ3T	DQ3T	DQ5T
		.0		DATA10 DATA11	+	+	234	B4		+	-	 	DIVI31/BW5#31	LIC#QA/IICINIO		DQ3T	
3	VREFB8N1	10	DIFFIO_T3p	DATATI	444	04	225		B3	 	-	1	-	-	DQ3T	ונטטו	DQ5T
8	VREFB8N1	10	VREFB8N1	+	141	C4	235	A2	D6	+	1	1	1		1	1	1
8	VREFB8N1	10		1	_	 	 	D5	E7	 	ļ	ļ					
8	VREFB8N1	Ю	DIFFIO_T2n			 	1	A3	C3	 	L	L	L	L	DQ3T	DQ3T	DQ5T
	VDEE2		DIEE10 =-	DATAGO			005	Do.		DQS1T/CQ1T#,	DQS1T/CQ1T#,	DQS1T/CQ1T#,	DQS1T/CQ1T#,	DQS1T/CQ1T#,	DQS1T/CQ1T#,	DQS1T/CQ1T#,	DQS1T/CQ1T#,
8	VREFB8N1	Ю	DIFFIO_T2p	DATA12	142	A3	236	B3	C4	CDPCLK7	CDPCLK7	CDPCLK7	CDPCLK7	CDPCLK7	CDPCLK7	CDPCLK7	CDPCLK7
8	VREFB8N1	Ю	DIFFIO_T1n			<u> </u>	237		F7	1					DM3T/BWS#3T	DM3T1/BWS#3T1	DM5T3/BWS#5T3
8	VREFB8N1	Ю	DIFFIO_T1p			<u> </u>	238		G7	1							ļ
8	VREFB8N1	Ю	PLL3_CLKOUTn		143	A2	239	C3	E6	DQ1T	DQ1T						<u> </u>
88	VREFB8N1	IO	PLL3_CLKOUTp	1	144	B3	240	D3	E5	DM1T	DM1T		1		1		1

Page 8 of 14



																	Notes (1), (2
ank lumber	VREFB Group	Pin Name/ Function	Optional Function(s)	Configuration Function	E144 (4)	M164	Q240	F256/ U256	F484/ U484	DQS for X8/X9 in E144	DQS for X8/X9 in M164	DQS for X8/X9 in Q240	DQS for X8/X9 in F256/U256	DQS for X16/X18 in F256/U256	DQS for X8/X9 in F484/U484	DQS for X16/X18 in F484/U484	DQS for X32/X36 F484/U484
		VCCINT				D3		F7	J11								
		VCCINT				D6	1	F11	J12								
		VCCINT				N2		G6	L14								
		VCCINT				D10		G7	M14								
		VCCINT				F12		G8	P11								
		VCCINT				H12		G9	P12								
		VCCINT				M8		G10	L9								
		VCCINT				M11		H6	M9								
		VCCINT				D8		H11	J13								
		VCCINT				L3		J6	J14								
		VCCINT				P3		K7	K14								
		VCCINT				K12		K11	J10								
		VCCINT	+					1	K9	-	-						
		VCCINT VCCINT	+					1	N9 P9	-	-						
		VCCINT	1		_		+	1	P10								
	+	VCCINT	+		_	1	+	+	P10		 	<u> </u>			<u> </u>	+	
	1	VCCINT	1	+		1	1	1	U16			†			†	<u> </u>	
		VCCINT	1	1		1	1	1	U17				1	1		1	
		VCCINT	İ			1	1	1	T13		1	1		1	1	1	
		VCCINT							J8								
		VCCIO1	1			F4		E3	D4								
		VCCIO1						G3	F4								
		VCCIO1							K4								
		VCCIO1							H4								
		VCCIO2				J4		K3	N4								
		VCCIO2						M3	U4								
		VCCIO2							W4								
		VCCIO2							R4								
		VCCIO3				M5		P4	AB2								
	-	VCCIO3				M6	-	P7	W5								
	-	VCCIO3					-	T1	W9								
	-	VCCIO3	+		_		+	1	W11 AA6		-						
		VCCIO3	1		_	M9	+	P10	AB21								
		VCCIO4				N9		P13	W12								
		VCCIO4				INO		T16	W16								
	1	VCCIO4						1110	W18								
		VCCIO4							Y14								
		VCCIO5				L13		K14	P18								
		VCCIO5						M14	V19								
		VCCIO5							Y19								
		VCCIO5							T19								
		VCCIO6				D13		E14	E19								_
	1	VCCIO6		1		1	1	G14	G19				<u> </u>	<u> </u>		1	
		VCCIO6						<u> </u>	L19		ļ			1		1	
		VCCIO6	<u> </u>	_			1	1	J20			ļ			ļ	_	
	1	VCCIO7	_			C10	1	A16	A21								
	+	VCCIO7	+			C11	+	C10	D12		-		ļ	1		+	
	-	VCCIO7	+	_	_	1	1	C13	D14		 	ļ		1	ļ	1	
	+	VCCIO7 VCCIO7	1	+	_	1	+	+	D16 D18		-	-		1	-	+	
	-	VCCIO7	+	+	_	B5	1	A1		+	-	 	-	-	 	+	
	+	VCCIO8	1	+	-	C5	+	A1 C4	A2 D5	1	 	1	1	1	1	+	
	+	VCCIO8	+		_	CO .	+	C7	D9		 	<u> </u>			<u> </u>	+	
		VCCIO8	+	+	-	1	1	01	D11	+		†			†	+	
	1	VCCIO8	1	+		1	1	1	E8	1		 	<u> </u>	†	 	1	
	+	GND	+	+		E3	+	H7	L10	+		 	1	 	 	+	
	1	GND	1	+	1	G12	1	H8	L11		†	İ		<u> </u>	İ	†	
	1	GND	1	+	1	D7	1	H9	M10		†	İ		<u> </u>	İ	†	
	1	GND	1		_	N14	1	H10	M11	1	1	Ì		1	Ì	1	
	1	GND	1		_	M7	1	J7	L12	1	1	Ì		1	Ì	1	
	1	GND	1		_	N1	1	J8	L13	1	1	Ì		1	Ì	1	
	1	GND			1	P13		J9	M12	1							

Pin List



Pin Information for the Cyclone® III EP3C16 Device Version 1.3 Notes (1), (2)

Bank	VREFB	Pin Name/	Optional	Configuration	E144	M164	Q240	F256/	F484/	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in	DQS for X8/X9 in F256/U256	DQS for X16/X18 in	DQS for X8/X9 in	DQS for X16/X18 in	DQS for X32/X36 F484/U484
lumber	Group	Function	Function(s)	Function	(4)			U256	U484	E144	M164	Q240	F236/U256	F256/U256	F484/U484	F484/U484	F464/U484
		GND	+			P4		J10	M13	1							
		GND				D9	+	F6	N11								
	+	GND				M3		F10	K11							+	
		GND			_	R2	+	J11	N12							+	
	-	GND				J12	+	K8	K12							+	
	-	GND		_	-	J12	+	No	K12							+	
	-	GND		_	-	-	+	-	N13							+	
	-	GND		_	-	-	+	-	N10							+	
	-	GND				+	+	-	K10							+	
	-	GND		_	-	-	+	-	J9							+	
	-	GND				+	+	-	D7							+	
	_	GND			_		+		J5								
						+	+	+									
	-	GND GND	+	_		K4	+	B2	H8 A1	+		-	-	-	-	+	-
	+	GND	+			N4	+		A1 C5	+		-	-	-	-	 	
	-	GND	+	_		G4	+	B15	C9	+		-	-	-	-	+	-
	+	GND	+			D5	+	C5 C12	C9 C11	+		-	-	-	-	 	
	_	GND			_	C12	+	D7	C12								
		GND					+		C12								
						D11	+	D10									
		GND GND				C14		E4	C16 A22							+	
						M13		E13									
		GND			_	M10	+	G4	E20								
		GND			_	C2	+	G13	G20								
		GND				C8		K4	L20							+	
		GND				E13		K13 M4	P19							+	
		GND							V20							+	
		GND						M13	Y20							+	
		GND						N7	AB22							+	
		GND			_	-	+	N10	Y18								
		GND						P5	Y16								
		GND			_	-	+	P12	Y12								
	-	GND	-	-	_	+	1	R2	Y11	1		ļ	ļ	1	ļ	+	
	+	GND	-	+	_	1	1	R15	Y9			 	 		ļ	+	
	-	GND	-	-	_	+	1	-	Y5	1		ļ	ļ	1	ļ	+	
	+	GND	-	+	_	1	1	+	AB1			 	 		ļ	+	
	-	GND	-	-	_	+	1	-	N3	1		ļ	ļ	1	ļ	+	
		GND		-		-	1	1	U3							1	
	-	GND	-	-	_	+	1	-	W3	1		ļ	ļ	1	ļ	+	
	_	GND	-	_			+		D3						ļ		ļ
		GND		-		-	1	1	F3							1	
	_	GND	-	_			+		K3						ļ		ļ
	-	GND	-	-	_	+	1	-	H3	1		ļ	ļ	1	ļ	+	
		GND		-		-	1	1	R3							1	
		GND		-		-	1	1	AB6							1	
	_	GND	-	_			+		Y15						ļ		
		GND			_		1	1	T20								
		GND	-	_	_		1		J19							_	
		GND							C18							1	
ites:		GND							D8							1	l

- Notes:

 (1) If the p pin or n pin is not available for the package, this means that the particular differential pair is not supported.
 (2) DQS pins that do not have the associated DQ pins are not supported.
 (3) E144, M164, Q240, and F256 in EP3C16 do not have the MSEL[3] pin and do not support the Active Parallel(AP) configuration mode.
 (4) The E144 package has an exposed pad at the bottom of the package. This exposed pad is a ground pad that must be connected to the ground plane on your PCB. This exposed pad is used for electrical connectivity, and not for thermal purposes.



Pin Information for the Cyclone[®] III EP3C16 Device Version 1.3 Note (1)

	T	Hote (1)
Pin Name	Pin Type (1st, 2nd, and 3rd Function)	Pin Description
Pin Name	Function)	
VCCINT	Power	Supply and Reference Pins These are internal logic array voltage supply pins.
VCCINT	Power	These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage level. VCCIO supplies power to the input and output
		buffers for all I/O standards. VCCIO powers up the JTAG pins (TCK, TMS, TDI and TDO) and the following configuration pins: nCONFIG, DCLK,
VCCIO[18]	Dawar	DATA[150], nCE, nCEO, nWE, nRESET, nOE, FLASH_nCE, nCSO and CLKUSR.
• •	Power	
GND	Ground	Device ground pins. All GND pins should be connected to the board GND plane.
		Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-referenced pins
VREFB[18]N[02]	I/O	for the bank. If voltage-referenced I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
VCCA[14]	Power	Supply (analog) voltage for PLLs[14] and other analog circuits in the device.
VCCD_PLL[14]	Power	Supply (digital) voltage for PLLs[14].
		Reference pins for on-chip termination (OCT) block in I/O banks 2, 4, 5, and 7. The external precision resistor Rup must be connected to the
RUP[14]	I/O, Input	designated RUP pin within the same bank. If not required, this pin is a regular I/O pin.
		Reference pins for on-chip termination (OCT) block in I/O banks 2, 4, 5, and 7. The external precision resistor Rdn must be connected to the
RDN[14]	I/O, Input	designated RDN pin within the same bank. If not required, this pin is a regular I/O pin.
GNDA[14]	Ground	Ground for PLL[14]. You can connect these pins to GND plane on the board.
NC	No Connect	Do not drive signals into these pins.
		Dedicated Configuration/JTAG Pins
DATA0	Input (PS, FPP, AS) Bidirectional open drain (AP)	Dedicated configuration data input pin. In serial configuration modes, bit-wide configuration data is received through this pin. In AS mode, DATA0 has an internal pull-up resistor that is always active. After AS configuration, DATA0 is a dedicated input pin with optional user control. After PS or PP configuration, DATA0 is available as a user I/O pin and the state of this pin depends on the Dual-Purpose Pin settings. After AP configuration, DATA0 is a dedicated bidirectional pin with optional user control.
BATTA O	Bianocheriai opon aram (7117)	Configuration input pins that set the Cyclone III device configuration scheme. These pins must be hardwired to VCCA or GND. Some of the smaller
MSEL[30]	Input	devices or package options do not support the AP flash programming and do not have the MSEL[3] pin.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled.
	mput	Dedicated configuration control input. Pulling this pin low during user mode causes the FPGA to lose its configuration data, enter a reset state, and tri-
nCONFIG	Input	bedicated configuration control input. Fulling this pin low during user mode causes the FPGA to lose its configuration data, enter a reset state, and the state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration. The input buffer on this pin supports hysteresis using Schmitt trigger circuitry.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization.
TCK	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TCK to GND.
TMS	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TMS to VCC.
TDI	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TDI to VCC.
TDO	Output	Dedicated JTAG output pin.
	T	Clock and PLL Pins
CLK[0,2,4,6,9,11,13,15], DIFFCLK_[07]p	Clock, Input	Dedicated global clock input pins that can also be used for the positive terminal inputs for differential global clock input or user input pins.
CLK[1,3,5,7,8,10,12,14], DIFFCLK_[07]n	Clock, Input	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential global clock input or user input pins.
PLL[14]_CLKOUT[p,n]	I/O, Output	I/O pins that be used as two single-ended clock output pins or one differential clock output pair. These pins can only use the differential I/O standard if it is being fed by a PLL output.

Pin Definitions



Pin Information for the Cyclone[®] III EP3C16 Device Version 1.3 Note (1)

		Note (1)
	Pin Type (1st, 2nd, and 3rd	
Pin Name	Function)	Pin Description
		Optional/Dual-Purpose Configuration Pins
DCLK	Input (PS, FPP) I/O, Output (AS, AP)	Configuration clock pin. In PS and PP configuration modes, DCLK is used to clock configuration data from an external source into the Cyclone III device. In AS and AP modes, DCLK is an output from the Cyclone III device that provides timing for the configuration interface. After AS or AP configuration, this pin is available as a user I/O pin with optional user control.
nCEO	I/O, Output	Output that drives low when device configuration is complete.
		This pin functions as FLASH_nCE in AP mode, and nCSO in AS mode. This pin has an internal pull-up resistor that is always active.
		nCSO: Output control signal from the Cyclone III device to the serial configuration device in AS mode that enables the configuration device.
FLASH_nCE, nCSO	I/O, Output	FLASH_nCE: Output control signal from the Cyclone III device to the parallel flash in AP mode that enables the flash.
		This pin functions as DATA1 in PS, FPP, and AP modes, and as ASDO in AS mode.
		DATA1: Data input in non-AS mode. Byte-wide or word-wide configuration data is presented to the target device on DATA[70] or DATA[150] respectively.
		In PS configuration scheme, DATA1 functions as user I/O pin during configuration, which means it is tri-stated.
		After FPP configuration, DATA1 is available as a user I/O pin and the state of this pin depends on the Dual-Purpose Pin settings.
	Input (FPP)	After AP configuration, DATA1 is a dedicated bidirectional pin with optional user control.
	Output (AS)	ASDO: Control signal from the Cyclone III device to the serial configuration device in AS mode used to read out configuration data. In AS mode, this
DATA1. ASDO		ASDO pin has an internal pull-up resistor that is always active. After AS configuration, this pin is a dedicated output pin with optional user control.
DATAT, ASDO	Bidirectional open-drain (AF)	
		Data inputs. Byte-wide or word-wide configuration data is presented to the target device on DATA[70] or DATA[150] respectively.
	Input (FPP)	In AS or PS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After FPP configuration, DATA[72] are available as user I/O pins and the state of these pins depends on the Dual-Purpose Pin settings.
DATA[72]	,	After AP configuration, DATA[72] are dedicated bidirectional pins with optional user control.
DATA[12]	Bidirectional open-drain (AF)	
		Data inputs. Btye-wide or word-wide configuration data is presented to the target device on DATA[150].
DATA[158]	Pidiractional anan drain (AD)	In PS, FPP, or AS configuration scheme, they function as user I/O pins during configuration, which means they are tri-stated. After AP configuration, DATA[158] are dedicated bidirectional pins with optional user control.
PADD[230]	I/O, Output (AP)	24-bit address bus from the Cyclone III device to the parallel flash in AP mode.
nRESET	I/O, Output (AP)	Active-low reset output. Driving the nRESET pin low resets the parallel flash.
IIKESEI	I/O, Output (AF)	
nAVD	I/O, Output (AP)	Active-low address valid output. Driving the nAVD pin low during read or write operation indicates to the parallel flash that valid address is present on the PADD[230] address bus.
nOE	I/O, Output (AP)	Active-low output enable to the parallel flash. Driving the nOE pin low during read operation enables the parallel flash outputs (DATA[150]).
IIOE	I/O, Output (AF)	
nWE	I/O, Output (AP)	Active-low write enable to the parallel flash. Driving the nWE pin low during write operation indicates to the parallel flash that data on the DATA[150] bus is valid.
IIVVE	I/O, Output (AP)	
000 50000	110.01.1	Active-high signal that indicates that the error-detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used
CRC_ERROR	I/O, Output	when the CRC error-detection circuit is enabled. This pin can be set in Quartus ® II software to support open-drain output.
		Optional chip-wide reset pin that allows you to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this
	I/O (when option off),	pin is driven high, all registers behave as programmed. The DEV_CLRn pin does not affect JTAG boundary-scan or programming operations. This pin
DEV_CLRn	Input (when option on)	is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II software.
	I/O (when option off),	Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II
DEV_OE	Input (when option on)	software.
		This is a dual-purpose status pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the
L	I/O, Output	pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after
INIT_DONE	(open-drain)	configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the Quartus II software.

Pin Definitions



Pin Information for the Cyclone[®] III EP3C16 Device Version 1.3 Note (1)

Pin Name	Pin Type (1st, 2nd, and 3rd Function)	Pin Description
riii Naille	runction)	
		Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied
0144100		configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the
CLKUSR	I/O, Input	Quartus II software.
		Dual-Purpose Differential and External Memory Interface Pins
		Dual-purpose differential transmitter/receiver channels. These channels can be used for transmitting/receiving LVDS-compatible signals. Pins with a
		"p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for
DIFFIO_[L,R,T,B][061][n,p]	I/O, TX/RX channel	differential signaling, these pins are available as user I/O pins.
		Dual-purpose DPCLK/DQS pins can connect to the global clock network for high fan-out control signals such as clocks, asynchronous clears, presets,
DQS[05][L,R,T,B]/CQ[1,3,5][L,R,T,B][#],DP		and clock enables. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase-
CLK[011]	I/O, DQS/CQ, DPCLK	shift circuitry, which allows for the fine tuning of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
		<u> </u>
		Dual-purpose CDPCLK/DQS pins can connect to the global clock network for high fan-out control signals such as clocks, asynchronous clears, presets,
		and clock enables. Only one of the two CDPCLK in each corner can feed the clock control block at a time. The other pin can be used as general-
		purpose I/O pin. The CDPCLK signals incur more delay to the clock block control because they are multiplexed before being driven into the clock block
DQS[05][L,R,T,B]/CQ[1,3,5][L,R,T,B][#],CD		control. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase-shift
PCLK[07]	I/O, DQS/CQ, CDPCLK	circuitry, which allows for the fine tuning of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.
DQ[05][L,R,T,B]	I/O, DQ	Optional data signal for use in external memory interfaces.
		The data mask pins are only required when writing to DDR SDRAM and DDR2 SDRAM devices. QDRII SRAM devices use the BWS signal to select
		the byte to be written into memory. A low signal on the DM/BWS# pin indicates that the write is valid. Driving the DM/BWS# pin high results in the
DM[05][L,R,B,T][01]/BWS#[05][L,R,T,B]	I/O, DM/BWS#	memory masking the DQ signals.


Note:

(1) The pin definitions are prepared based on the device with the largest density, EP3C120. Refer to the pin list for the availability of pins in each density.

Pin Definitions Page 12 of 14



Pin Information for the Cyclone[®] III EP3C16 Device Version 1.3



Notes:

- (1) This is a top view of the silicon die.
- (2) This is only a pictorial representation to get an idea of placement on the device. Refer to the pin list and the Quartus[®] II software for exact locations.



Pin Information for the Cyclone[®] III EP3C16 Device Version 1.3

ersion Number	Changes Made	Date
1.0	Initial release	8/17/2007
1.1	Added support for M164 package	11/23/2007
1.2	Updated pin function for CRC_ERROR pin	5/13/2008
	Updated DQ/DQS support for UBGA package	
	Updated pin function for PLL[14]_CLKOUT[p,n] pin	
	Remove RDY from pin list and pin definitions	
	Incorporated pin connection guideline into Pin Definitions worksheet	
	Incorporated VCCA and VCCD Decoupling recommendations	
1.3	Removed Pin Connection Guideline from Pin Definitions worksheet.	10/7/2009
	Removed VCCA and VCCD Decoupling recommendations.	
	Removed PKG notes from Pin List Worksheet.	
	Updated pin function for DCLK pin.	